

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

74LVT244A; 74LVTH244A

3.3 V octal buffer/line driver; 3-state
Rev. 04 — 3 September 2008

Product data sheet

General description 1.

The 74LVT244A; 74LVTH244A is a high-performance BiCMOS product designed for V_{CC} operation at 3.3 V.

This device is an octal buffer that is ideal for driving bus lines. The device features two output enables $(1\overline{OE}, 2\overline{OE})$, each controlling four of the 3-state outputs.

2. **Features**

- Octal bus interface
- 3-state buffers
- Output capability: +64 mA and -32 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus
- Latch-up protection
 - ◆ JESD78 Class II exceeds 500 mA
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V


Ordering information 3.

Table 1. **Ordering information**

Type number	Package							
	Temperature range	Name	Description	Version				
74LVT244AD	–40 °C to +85 °C	SO20	plastic small outline package; 20 leads;	SOT163-1				
74LVTH244AD	_		body width 7.5 mm					
74LVT244ADB	–40 °C to +85 °C	SSOP20	plastic shrink small outline package; 20 leads;	SOT339-1				
74LVTH244ADB	_		body width 5.3 mm					
74LVT244APW	–40 °C to +85 °C	TSSOP20	plastic thin shrink small outline package; 20 leads;	SOT360-1				
74LVTH244APW	_		body width 4.4 mm					
74LVT244ABQ	–40 °C to +85 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced	SOT764-1				
74LVTH244ABQ			very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm					




4. Functional diagram



5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1 OE , 2 OE	1, 19	output enable input (active low)
1A0, 1A1, 1A2, 1A3	2, 4, 6, 8	data input
2Y0, 2Y1, 2Y2, 2Y3	9, 7, 5, 3	data output
GND	10	ground (0 V)
2A0, 2A1, 2A2, 2A3	11, 13, 15, 17	data input
1Y0, 1Y1, 1Y2, 1Y3,	18, 16, 14, 12	data output
V _{CC}	20	supply voltage

6. Functional description

6.1 Function table

Table 3. Function table [1]

Control	Input	Output
nŌE	nAn	nYn
L	L	L
	Н	Н
Н	X	Z

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

		· · · · · · · · · · · · · · · · · · ·		(0	,
Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage		<u>[1]</u> –0.5	+7.0	V
V _O	output voltage	output in OFF-state or HIGH-state	<u>[1]</u> –0.5	+7.0	V
I _{IK}	input clamping current	$V_I < 0 V$	-	-50	mA
I _{OK}	output clamping current	V _O < 0 V	-	-50	mA
Io	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-	-64	mA
T _{stg}	storage temperature		–65	+150	°C
Tj	junction temperature		[2] _	150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ to } +85 ^{\circ}\text{C}$	[3]	500	mW

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

8. Recommended operating conditions

Table 5. Operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		2.7	-	3.6	V
VI	input voltage		0	-	5.5	V
I _{OH}	HIGH-level output current		-	-	-32	mA

74LVT_LVTH244A_4 © NXP B.V. 2008. All rights reserved.

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

^[3] For SO20 packages: above 70 °C derate linearly with 8 mW/K.
For SSOP20 and TSSOP20 packages: above 60 °C derate linearly with 5.5 mW/K.
For DHVQFN20 packages: above 60 °C derate linearly with 4.5 mW/K.

 Table 5.
 Operating conditions ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I_{OL}	LOW-level output current	none	-	-	32	mA
		current duty cycle \leq 50 %; $f_i \geq$ 1 kHz	-	-	64	mA
T _{amb}	ambient temperature	in free-air	-40	-	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	outputs enabled	-	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = -	40 °C to +85 °C [1]					
V_{IK}	input clamping voltage	$V_{CC} = 2.7 \text{ V}; I_{IK} = -18 \text{ mA}$	-1.2	-0.9	-	V
V _{IH}	HIGH-level input voltage		2.0	-	-	V
V_{IL}	LOW-level input voltage		-	-	8.0	V
V_{OH}	HIGH-level output voltage	V_{CC} = 2.7 V to 3.6 V; I_{OH} = $-100~\mu A$	$V_{CC}-0.2$	V _{CC} - 0.1	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}; I_{OH} = -8 \text{ mA}$	2.4	2.5	-	V
		$V_{CC} = 3.0 \text{ V}; I_{OH} = -32 \text{ mA}$	2.0	2.2	-	V
V _{OL}	LOW-level output voltage	$V_{CC} = 2.7 \text{ V}; I_{OL} = 100 \mu\text{A}$	-	0.1	0.2	V
		$V_{CC} = 2.7 \text{ V}; I_{OL} = 24 \text{ mA}$	-	0.3	0.5	V
		$V_{CC} = 3.0 \text{ V}; I_{OL} = 16 \text{ mA}$	-	0.25	0.4	V
		$V_{CC} = 3.0 \text{ V}; I_{OL} = 32 \text{ mA}$	-	0.3	0.5	V
		$V_{CC} = 3.0 \text{ V}; I_{OL} = 64 \text{ mA}$	-	0.4	0.55	V
l _l	input leakage current	all input pins				
		$V_{CC} = 0 \text{ V or } 3.6 \text{ V}; V_1 = 5.5 \text{ V}$	-	0.1	10	μΑ
		control pins				
		$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	±0.1	±1	μΑ
		data pins	[2]			
		$V_{CC} = 3.6 \text{ V}; V_{I} = V_{CC}$	-	0.1	1	μΑ
		$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ V}$	-5	-1	_	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}$; V_{I} or $V_{O} = 0 \text{ V}$ to 4.5 V	-	1	±100	μΑ
I _{BHL}	bus hold LOW current	$V_{CC} = 3 \text{ V}; V_{I} = 0.8 \text{ V}$	[<u>3]</u> 75	150	-	μΑ
I _{BHH}	bus hold HIGH current	$V_{CC} = 3 \text{ V}; V_I = 2.0 \text{ V}$	_	-150	-75	μΑ
I _{BHLO}	bus hold LOW overdrive current	nAn input; $V_{CC} = 0 \text{ V to } 3.6 \text{ V}; V_I = 3.6 \text{ V}$	500	-	-	μΑ
I _{внно}	bus hold HIGH overdrive current	nAn input; $V_{CC} = 0 \text{ V to } 3.6 \text{ V}; V_I = 3.6 \text{ V}$	-	-	-500	μΑ
I _{LO}	output leakage current	nYn output in HIGH-state when $V_O > V_{CC}$; $V_O = 5.5 \text{ V}$; $V_{CC} = 3.0 \text{ V}$	-	60	125	μΑ
I _{O(pu/pd)}	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; n\overline{\text{OE}} = \text{don't care}$	<u>[4]</u> _	±1	±100	μΑ

 Table 6.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I_{OZ}	OFF-state output current	$V_{CC} = 3.6 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}$					
		V _O = 3.0 V		-	1	5	μΑ
		V _O = 0.5 V		– 5	-1	_	μΑ
I _{CC}	supply current	V_{CC} = 3.6 V; V_I = GND or V_{CC} ; I_O = 0 A					
		output HIGH		-	0.13	0.19	mA
		output LOW		-	3	12	mA
		outputs disabled	<u>[5]</u>	-	0.13	0.19	mA
ΔI_{CC}	additional supply current	per input pin; $V_{CC} = 3.0 \text{ V}$ to 3.6 V; one input at $V_{CC} - 0.6 \text{ V}$ and other inputs at V_{CC} or GND	[6]	-	0.1	0.2	mA
C _I	input capacitance	$V_1 = 0 \ V \ or \ 3.0 \ V$		-	4	-	pF
Co	output capacitance	outputs disabled; $V_O = 0 \text{ V or } 3.0 \text{ V}$		-	8	-	pF

^[1] All typical values are at $T_{amb} = 25$ °C.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = -40$	°C to +85 °C [1]					
t _{PLH}	LOW to HIGH	nAn to nYn; see Figure 5				
	propagation delay	V _{CC} = 2.7 V	-	-	5.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1	2.5	4.1	ns
t _{PHL}	HIGH to LOW	nAn to nYn; see Figure 5				
	propagation delay	V _{CC} = 2.7 V	-	-	5.1	ns
		V _{CC} = 3.0 V to 3.6 V	1	2.6	4.1	ns
t _{PZH}	OFF-state to HIGH propagation delay	see Figure 6				
		V _{CC} = 2.7 V	-	-	6.3	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1	3.2	5.2	ns
t _{PZL}	OFF-state to LOW	see Figure 6				
	propagation delay	V _{CC} = 2.7 V	-	-	6.7	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.1	3.1	5.2	ns
t _{PHZ}	HIGH to OFF-state	see Figure 6				
	propagation delay	V _{CC} = 2.7 V	-	-	6.3	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.9	3.3	5.6	ns
74LVT LVTH244A 4					© NXP B.V. 2008	. All rights reser

^[2] Unused pins at V_{CC} or GND.

^[3] This is the bus hold overdrive current required to force the input to the opposite logic state.

^[4] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From V_{CC} = 1.2 V to V_{CC} = 3.3 V \pm 0.3 V a transition time of 100 μ s is permitted. This parameter is valid for T_{amb} = 25 °C only.

^[5] I_{CC} is measured with outputs pulled to V_{CC} or GND.

^[6] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.


 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{PLZ}	LOW to OFF-state	see Figure 6				
	propagation delay	V _{CC} = 2.7 V	-	-	5.6	ns
		V _{CC} = 3.0 V to 3.6 V	1.8	3.3	5.1	ns

^[1] All typical values are at $V_{CC} = 3.3 \text{ V}$ and $T_{amb} = 25 \,^{\circ}\text{C}$.


11. Waveforms



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 5. Propagation delay input (nAn) to output (nYn) propagation delays



Measurement points are given in Table 8.


 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.


Fig 6. 3-state output enable and disable times

Table 8. Measurement points

Input	Output		
V_{M}	V _M	V _X	V _Y
1.5 V	1.5 V	$V_{OL} + 0.3 V$	V _{OH} – 0.3 V

74LVT_LVTH244A_4 © NXP B.V. 2008. All rights reserve





Test data is given in Table 9.

Definitions test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

 V_{EXT} = Test voltage for switching times.

Fig 7. Load circuitry for switching times


Table 9. Test data

Input			Load		V _{EXT}			
V_{l} f_{i} t_{W} t_{r}, t_{f}		CL	RL	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}		
2.7 V	≤ 10 MHz	500 ns	≤ 2.5 ns	50 pF	500Ω	GND	6 V	open

12. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013				-99-12-27 03-02-19	
						00 02 10	

Fig 8. Package outline SOT163-1 (SO20)

74LVT_LVTH244A_4 © NXP B.V. 2008. All rights reserved.

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.


	REFER	EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	MO-150				99-12-27 03-02-19
_	IEC	IEC JEDEC	IEC JEDEC JEITA	IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 9. Package outline SOT339-1 (SSOP20)

74LVT_LVTH244A_4 © NXP B.V. 2008. All rights reserved.

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽²⁾	e	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

IEDEO	JEITA				
IEC JEDEC			PROJECTION	ISSUE DATE	
MO-153				99-12-27 03-02-19	
_	MO-153	MO-153	MO-153	MO-153	

Fig 10. Package outline SOT360-1 (TSSOP20)

74LVT_LVTH244A_4 © NXP B.V. 2008. All rights reserved.

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 11. Package outline SOT764-1 (DHVQFN20)

74LVT_LVTH244A_4 © NXP B.V. 2008. All rights reserved.

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
BiCMOS	Blpolar Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Release date	Data sheet status	Change notice	Supersedes					
20080903	Product data sheet	-	74LVT_LVTH244A_3					
 The format of this data sheet has been redesigned to comply with the new identity guideline NXP Semiconductors. 								
 Legal texts have been adapted to the new company name where appropriate. 								
 <u>Section 3 "Ordering information"</u> and <u>Section 12 "Package outline"</u> DHVQF added. 								
20060315	Product specification	-	74LVT244A_2					
19980219	Product specification	-	74LVT244A_1					
	20080903 The format of NXP Semicor Legal texts hat Section 3 "Ornadded. 20060315	20080903 Product data sheet The format of this data sheet has been reden NXP Semiconductors. Legal texts have been adapted to the new of Section 3 "Ordering information" and Section added. 20060315 Product specification	20080903 Product data sheet - • The format of this data sheet has been redesigned to comply with the NXP Semiconductors. • Legal texts have been adapted to the new company name where expection 3 "Ordering information" and Section 12 "Package outline added. 20060315 Product specification -					

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74LVT244A; 74LVTH244A

3.3 V octal buffer/line driver; 3-state

17. Contents

1	General description
2	Features
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
6.1	Function table 4
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 6
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks14
16	Contact information 14
17	Contents 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

