



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: [info@chipsmall.com](mailto:info@chipsmall.com) Web: [www.chipsmall.com](http://www.chipsmall.com)

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# 16V to 60V, 1A 1ch 2.1MHz Synchronous Buck Converter Integrated FET For Automotive

## BD9V100MUF-C

### General Description

BD9V100MUF-C is a current mode synchronous buck converter integrating high voltage rating POWER MOSFETs. The wide range input 16V to 60V and very short minimum pulse width down to 20ns enables direct conversion from 48V battery to 3.3V at 2.1MHz operation by Nano Pulse Control™.

### Features

- Nano Pulse Control™ Enables Direct Conversion 60V to 3.3V at 2.1MHz
  - AEC-Q100 Qualified<sup>(Note 1)</sup>
  - SW Minimum ON Time 20ns(Max)
  - Synchronous Switching Regulator Integrating POWER MOSFETs
  - Soft Start Function
  - Current Mode Control
  - Over Current Protection
  - Input Under Voltage Lock Out Protection
  - Input Over Voltage Lock Out Protection
  - Thermal Shutdown Protection
  - Output Over Voltage Protection
  - Short Circuit Protection
  - Wettable Flank QFN Package
- <sup>(Note 1)</sup> Grade 1

### Applications

- Automotive Battery Powered Supplies
- Industrial Equipment
- Consumer Supplies

### Key Specifications


- Input Voltage Range: 16V to 60V
- Output Voltage Range: 0.8V to 5.5V
- Output Current: 1A(Max)
- Operating Frequency: 1.9MHz to 2.3MHz
- Reference Voltage Accuracy:  $\pm 2\%$  ( $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ )
- Shutdown Circuit Current:  $0\mu\text{A(Typ)}$
- Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

### Package

VQFN24FV4040

W(Typ) x D(Typ) x H(Max)

4.00mm x 4.00mm x 1.00mm



### Typical Application Circuit





Figure 1. Application Circuit

Nano Pulse Control™ is a trademark of ROHM Co., Ltd.

○Product structure : Silicon monolithic integrated circuit ○This product has no designed protection against radioactive rays

## Pin Configuration



(TOP VIEW)

Figure 2. Figure of Terminal Placement

## Pin Description

Pin No.	Pin Name	Function
1	EN	Enable pin. Apply Low-level (0.8V or lower) to turn this device off. Apply High-level (2.5V or higher) to turn this device on.
2	VIN	Power supply input pin of the internal circuitry. Connect this pin to PVIN.
3 to 6	PVIN	Power supply input pins that are used for the output stage of the switching regulator. Connecting input ceramic capacitors with values of 2.2μF and 0.1μF to this pin is recommended.
7 to 10	PGND	Power GND input pins.
11,12	N.C.	No connection pins. Leave these pins open, or connect PGND pin.
13,14	SW	Switching node pins. These pins are connected to the source of the internal the Top POWER MOSFET and the drain of the internal Bottom side POWER MOSFET. Connect the power inductor and the bootstrap capacitor 0.022μF and resistor 3.3Ω to these pins.
15	BST	Power supply pin of the internal the Top POWER MOSFET. Connect a 3.3Ω resistor to this pin in series with a 0.022μF bootstrap capacitor connected to SW pin. This capacitor's voltage becomes the power supply of the Top POWER MOSFET gate driver.
16	N.C.	No connection pin. Leave this pin open.
17	VREGH	Internal power supply output pin. This node supplies power 5V(Typ) to other blocks which are mainly responsible for the control function of the switching regulator. Connect a ceramic capacitor with value of 2.2μF to ground.
18	PGOOD	Power Good pin. This pin is in open drain configuration so pull-up resistor is needed to turn it HIGH or LOW.
19	RT	This pin is used for setting the switching frequency. Connect a frequency setting resistor between this pin and GND pin.
20	COMP	Output of the gm error amplifier, and the input of PWM comparator. Connect phase compensation components to this pin. See page 23 on calculate the resistance and capacitance of phase compensation.
21	GND	Ground pin.
22	FB	V <sub>OUT</sub> voltage feedback pin. Inverting input node for the gm error amplifier. Connect output voltage divider to this pin to set the output voltage. See page 22 on how to compute for the resistor values.
23	VMON	Short Circuit Protection threshold detect pin. This node is monitoring the output voltage and discharging it during shutdown.
24	N.C.	No connection pin. Leave this pin open.
-	E-PAD	Exposed pad. Connect this pad to the internal PCB ground plane using multiple via holes to obtain excellent heat dissipation characteristics.

### Block Diagram




Figure 3. Block Diagram

## Description of Blocks

- ERRAMP  
The ERRAMP block is an error amplifier and its inputs are the reference voltage 0.8V(Typ) and the FB pin voltage. The duty of switching pulse is controlled by ERRAMP output COMP. Set output voltage with FB pin. Moreover, the external resistor and capacitor are required to COMP pin as phase compensation circuit (refer to Selection of the Phase Compensation Circuit  $R_{COMP}$ ,  $C_{COMP}$  on page 23).
- Soft Start  
The Soft Start block prevents the overshoot of the output voltage by gradually increasing the input of the error amplifier when the power supply turns ON to gradually increase the switching duty cycle. The soft start time is set to 1.1ms ( $f_{sw}=2.1\text{MHz}$ ). The soft start time can be changed by adjusting the oscillating frequency (refer to Soft Start Time on page 24).
- EN  
This IC is in normal operation when the voltage at EN terminal is 2.5V or more. The IC will be shutdown when the voltage at EN terminal becomes open or 0.8V or less.
- VREGH  
This block outputs a regulated 5V(Typ) and supplies it to different blocks in the chip. Connect 2.2 $\mu\text{F}$  ceramic capacitor to GND.
- OSC (Oscillator)  
This circuit generates a clock signal that determines converter switching frequency which is 1.9MHz to 2.3MHz. The frequency of the clock can be set by a resistor connected between the RT pin and the GND pin (refer to page 24 Figure 38). The OSC output send the clock signal to PWM Logic. This clock is also used to set the Soft Start time and Protect block counter.
- SLOPE  
This block generates a sawtooth waveform from OSC clock. The inductor current feedback is added to the sawtooth signal.
- PWM COMP  
This block modulates duty cycle by comparing the COMP pin voltage and the sawtooth signal from the SLOPE block.
- PWM Logic  
The PWM Logic block controls the POWER MOSFETs ON and OFF timings. In normal operation, the clock signal from OSC block determines the Top POWER MOSFET ON timing, and the PWM COMP block output determines the OFF timing. In addition, each protection output signal is passed to the PWM Logic and it controls proper protection functions.
- TSD (Thermal Shutdown)  
This block is a thermal shutdown circuit. Both of the output MOSFETs are turned OFF and the VREGH is stopped to prevent thermal damage or a thermal-runaway of the IC when the chip temperature reaches to approximately 175°C(Typ) or more, and the operation comes back when the chip temperature comes down to 150°C(Typ) or less. Note that the thermal shutdown circuit is intended to prevent destruction of the IC itself. Therefore, it is highly recommended to keep the IC temperature always within the operating temperature range. Operation above operating temperature range will reduce the lifetime of the IC.
- OCP (Over Current Protection)  
While the Bottom POWER MOSFET is ON, if the voltage between the drain and source exceeds the reference voltage which is internally set within IC, OCP will activate. This protection is a self-return type. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation of the protection circuit (e.g. when a load that significantly exceeds the output current capability of the chip is connected).
- OVP (Over Voltage Protection)  
This is the output over voltage protection circuit. When the output becomes 120%(Typ) or more of the target voltage, both of the output MOSFETs are turned OFF and the regulator operation is stopped. When the output voltage becomes 110%(Typ) or less of the target voltage, it returns to normal operation.
- UVLO (Under Voltage Lock-Out)  
UVLO is a protection circuit that prevents low voltage malfunction, especially during power up and down. It monitors the  $V_{IN}$  power supply voltage. If  $V_{IN}$  becomes 15.0V(Max) or less, both of the output MOSFETs are turned OFF and the regulator operation is stopped. When the input voltage becomes 16.0V(Max) or more, the regulator restarts the operation with Soft Start.
- DRIVER  
This circuit drives the gate of the output POWER MOSFETs.
- OVLO(Over Voltage Lock-Out)  
This is the input over voltage protection circuit. When the input voltage becomes 60.0V(Min) or more, the regulator is shutdown. When the input voltage becomes 59.0V(Min) or less the falling threshold, the regulator restarts the operation with SOFT START. This hysteresis is 1.0V(Typ).

**Description of Blocks - continued**

- PGD  
The PGOOD circuit is a reference voltage monitoring circuit. The PGOOD pin sets to Hi-Z when the FB voltage is 90%(Typ) or more and 110%(Typ) or less of reference voltage, otherwise the PGOOD pin is pulled down to GND. PGOOD detection has a hysteresis of 20mV(Typ) for each of the upper and lower thresholds.
- SCP(Short Circuit Protection)  
The short circuit protection circuit. Depending on the level of the VIN terminal voltage and VMON terminal voltage, a reference pulse signal with varying ON time will be produced. If the SW ON time exceeds 2.5times(Typ) the ON time of this reference pulse signal for 2clk cycles, short circuit protection will be activated. Then the Top and Bottom POWER MOSFETs will be turned OFF.

## Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit
Supply Voltage	V <sub>IN</sub> , PV <sub>IN</sub>	-0.3 to +70	V
EN Input Voltage	V <sub>EN</sub>	-0.3 to V <sub>IN</sub>	V
BST Voltage	V <sub>BST</sub>	-0.3 to +70	V
Voltage from SW to BST	ΔV <sub>BST</sub>	V <sub>SW</sub> - 0.3 to V <sub>SW</sub> + 7	V
FB, RT, COMP, PGOOD Input Voltage	V <sub>FB</sub> , V <sub>RT</sub> , V <sub>COMP</sub> , V <sub>PGOOD</sub>	-0.3 to +7	V
VMON Input Voltage	V <sub>VMON</sub>	-0.3 to +7	V
VREGH Input Voltage	V <sub>VREGH</sub>	-0.3 to +7	V
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Maximum Junction Temperature	T <sub>jmax</sub>	150	°C

**Caution 1:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

**Caution 2:** Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the maximum junction temperature rating.

Thermal Resistance<sup>(Note 1)</sup>

Parameter	Symbol	Thermal Resistance(Typ)		Unit
		1s <sup>(Note 3)</sup>	2s2p <sup>(Note 4)</sup>	
VQFN24FV4040				
Junction to Ambient	θ <sub>JA</sub>	150.6	37.9	°C/W
Junction to Top Characterization Parameter <sup>(Note 2)</sup>	Ψ <sub>JT</sub>	20	9	°C/W

(Note 1) Based on JE5D51-2A (Still-Air)

(Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 3) Using a PCB board based on JE5D51-3.

Layer Number of Measurement Board	Material	Board Size
Single	FR-4	114.3mm x 76.2mm x 1.57mm
Top		
Copper Pattern	Thickness	
Footprints and Traces	70μm	

(Note 4) Using a PCB board based on JE5D51-5, 7.

Layer Number of Measurement Board	Material	Board Size	Thermal Via <sup>(Note 5)</sup>		
			Pitch	Diameter	
4 Layers	FR-4	114.3mm x 76.2mm x 1.6mm	1.20mm	Φ0.30mm	
Top		2 Internal Layers		Bottom	
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness
Footprints and Traces	70μm	74.2mm x 74.2mm	35μm	74.2mm x 74.2mm	70μm

(Note 5) This thermal via connects with the copper pattern of all layers.

## Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Power Supply Voltage	V <sub>IN</sub>	16	-	60	V
Operating Temperature	T <sub>opr</sub>	-40	-	+125	°C
Output Voltage	V <sub>OUT</sub>	0.8	-	5.5	V
SW Minimum ON Time <sup>(Note 1)</sup>	t <sub>ONMIN</sub>	-	9	20	ns
Output Current	I <sub>OUT</sub>	0	-	1	A
Switching Frequency	f <sub>SW</sub>	1.9	2.1	2.3	MHz
Input Capacitor <sup>(Note 2)</sup>	C <sub>IN</sub>	1.2	-	-	μF
Switching Frequency Setting Resistor	R <sub>RT</sub>	6.9	7.5	8.1	kΩ

(Note 1) This parameter is for 0.5A output. Not 100% tested.

(Note 2) Ceramic capacitor is recommended. The capacitor value including temperature change, DC bias change, and aging change must be larger than minimum value (Refer to Selection of Input Capacitor C<sub>IN</sub>, C<sub>BLK</sub> on page 22). Also, the IC might not function properly when the PCB layout or the position of the capacitor is not good. Please check PCB Layout Design on page 30.

Electrical Characteristics (Unless otherwise specified Ta=-40°C to +125°C, V<sub>IN</sub>=48V, V<sub>EN</sub>=5V)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Shutdown Circuit Current	I <sub>SDN</sub>	-	0	5	μA	V <sub>EN</sub> =0V, Ta=105°C
Circuit Current	I <sub>CC</sub>	-	2.5	3.8	mA	V <sub>FB</sub> =2.0V
Reference Voltage	V <sub>FB</sub>	0.784	0.800	0.816	V	V <sub>FB</sub> =V <sub>COMP</sub>
FB Input Current	I <sub>FB</sub>	-1	0	+1	μA	V <sub>FB</sub> =5.0V
COMP Pin Sink Current	I <sub>CPSINK</sub>	35	60	85	μA	V <sub>COMP</sub> =1.0V, V <sub>FB</sub> =2V
COMP Pin Source Current	I <sub>CPSOURCE</sub>	-85	-60	-35	μA	V <sub>COMP</sub> =1.0V, V <sub>FB</sub> =0V
Soft Start Time <sup>(Note1)</sup>	t <sub>SS</sub>	0.7	1.1	1.5	ms	f <sub>SW</sub> =2.1MHz, R <sub>RT</sub> =7.5kΩ
Top Power NMOS ON Resistance	R <sub>ONH</sub>	-	600	900	mΩ	I <sub>OUT</sub> =-50mA
Bottom Power NMOS ON Resistance	R <sub>ONL</sub>	-	400	600	mΩ	I <sub>OUT</sub> =50mA
Output Leak Current H	I <sub>OLEAKH</sub>	-5	0	+5	μA	V <sub>IN</sub> =70V, V <sub>EN</sub> =0V Ta=105°C, V <sub>SW</sub> =0V
Output Leak Current L	I <sub>OLEAKL</sub>	-5	0	+5	μA	V <sub>IN</sub> =70V, V <sub>EN</sub> =0V Ta=105°C, V <sub>SW</sub> =70V
Operating Output Switch Current of Overcurrent Protection	I <sub>SW</sub>	1.5	2.4	3.3	A	
Oscillating Frequency	f <sub>SW</sub>	1.9	2.1	2.3	MHz	R <sub>RT</sub> =7.5kΩ
EN Threshold Voltage H	V <sub>ENH</sub>	2.5	-	V <sub>IN</sub>	V	
EN Threshold Voltage L	V <sub>ENL</sub>	0	-	0.8	V	
EN Input Current	I <sub>EN</sub>	-	8.5	20	μA	V <sub>EN</sub> =5V
V <sub>IN</sub> Under Voltage Protection Detection Voltage	V <sub>UV_ON</sub>	12.5	13.7	15.0	V	V <sub>IN</sub> Falling
V <sub>IN</sub> Under Voltage Protection Return Voltage	V <sub>UV_OFF</sub>	13.5	14.7	16.0	V	V <sub>IN</sub> Rising
V <sub>IN</sub> Over Voltage Protection Detection Voltage	V <sub>OV_ON</sub>	60.0	62.5	65.0	V	V <sub>IN</sub> Rising
V <sub>IN</sub> Over Voltage Protection Return Voltage	V <sub>OV_OFF</sub>	59.0	61.5	64.0	V	V <sub>IN</sub> Falling
OVP Threshold Voltage H	V <sub>OVPH</sub>	0.87	0.96	1.05	V	V <sub>FB</sub> Rising
OVP Threshold Voltage L	V <sub>OVPL</sub>	0.83	0.92	1.01	V	V <sub>FB</sub> Falling
PGOOD L Threshold	V <sub>PGDL</sub>	V <sub>FB</sub> x 0.82	V <sub>FB</sub> x 0.90	V <sub>FB</sub> x 0.98	V	V <sub>FB</sub> Falling
PGOOD L Hysteresis	V <sub>PGDLH</sub>	4	20	40	mV	
PGOOD H Threshold	V <sub>PGDH</sub>	V <sub>FB</sub> x 1.02	V <sub>FB</sub> x 1.10	V <sub>FB</sub> x 1.18	V	V <sub>FB</sub> Rising
PGOOD H Hysteresis	V <sub>PGDHL</sub>	-40	-20	-4	mV	
PGOOD ON Resistance	R <sub>PGD</sub>	-	0.22	1	kΩ	I <sub>PGOOD</sub> =10mA
PGOOD Leak Current	I <sub>PGD</sub>	-	0	1	μA	V <sub>PGOOD</sub> =5V

(Note 1) V<sub>FB</sub> transient time from 0.1V to 0.7V.

(Note 2) Not 100% tested.

## Typical Performance Curves




Figure 4. SW Minimum ON Time vs Output Current




Figure 5. Reference Voltage vs Ambient Temperature





Figure 6. Oscillating Frequency vs Ambient Temperature

Figure 7. Efficiency vs Output Current  
( $V_{OUT}=5.5V$ ,  $f_{sw}=1.9MHz$ )

Typical Performance Curves - continued




Figure 8. Load Regulation  
( $V_{IN}=48V$ ,  $V_{OUT}=5V$ )




Figure 9. Line Regulation  
( $V_{OUT}=5V$ ,  $I_{OUT}=500mA$ )




Figure 10. Shutdown Circuit Current vs  
Power Supply Voltage ( $V_{EN}=0V$ )




Figure 11. Circuit Current vs Power Supply Voltage  
( $V_{EN}=V_{IN}$ , No Switching)

Typical Performance Curves - continued




Figure 12. Startup Waveform  
( $V_{IN}=48V$ ,  $V_{OUT}=5V$ ,  $I_{OUT}=0.5A$ )




Figure 13. Startup and Shutdown Waveform  
( $V_{IN}=0V \leftrightarrow 70V$ ,  $V_{OUT}=5V$ ,  $I_{OUT}=0.5A$ )




Figure 14.  $V_{OUT}$  Short and Release Waveform  
( $V_{IN}=48V$ )




Figure 15. SW Short and Release Waveform  
( $V_{IN}=48V$ )

## Typical Performance Curves - continued




Figure 16. EN Input Current vs EN Input Voltage



Figure 17. Operating Output Switching Current of Over Current Protection vs Ambient Temperature  
(V<sub>IN</sub>=48V, V<sub>OUT</sub>=5V)

Figure 18. Top Power NMOS ON Resistance vs Ambient Temperature




Figure 19. Bottom Power NMOS ON Resistance vs Ambient Temperature

## Typical Performance Curves - continued




Figure 20. EN Threshold Voltage H vs Ambient Temperature  
(V<sub>IN</sub>=48V, V<sub>OUT</sub>=5V)




Figure 21. Output Leak Current H vs Power Supply Voltage  
(EN=0V, SW=V<sub>IN</sub>)




Figure 22. Output Leak Current L vs Power Supply Voltage  
(EN=0V, SW=GND)




Figure 23. PGOOD ON Resistance vs Ambient Temperature

## Function Explanation

## 1. Nano Pulse Control™

Nano Pulse Control™ is an original technology developed by ROHM Co., Ltd. It enables to control voltage stably, which is difficult in the conventional technology, even in a narrow SW ON Pulse such as less than 50ns at typical condition. Therefore, high frequency switching operation become possible. BD9V100MUF-C is designed with 9ns(Typ) Minimum SW ON time for current sense and 2.1MHz(Typ) switching frequency by using this technology.

(1) High  $V_{IN}$  Low  $V_{OUT}$  Operation

Narrow SW ON Pulse enables direct convert of high output voltage to low output voltage. BD9V100MUF-C, the output voltage  $V_{OUT}$  3.3V can be output directly from the supply voltage  $V_{IN}$  60V at 2.1MHz.




Figure 24. Switching Waveform  
( $V_{IN}=60V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=0.5A$ ,  $f_{SW}=2.1MHz$ )




Figure 25.  $V_{IN}$   $V_{OUT}$  Waveform  
( $V_{IN}=60V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=0.5A$ ,  $f_{SW}=2.1MHz$ )

## (2) Stable Startup Waveform

Narrow SW ON Pulse enables stable output waveform even at startup. BD9V100MUF-C achieves a stable Soft Start operation under wide input voltage conditions.




Figure 26. Startup Waveform  
( $V_{IN}=16V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=0.5A$ ,  $f_{SW}=2.1MHz$ )




Figure 27. Startup Waveform  
( $V_{IN}=60V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=0.5A$ ,  $f_{SW}=2.1MHz$ )

## Function Explanation - continued

## 2. Enable Operation

Shutdown and startup of the IC can be controlled by the voltage applied to the EN pin. When EN voltage reaches 2.5V(Max) or more, the internal VREGH activates and the IC operates. When an EN voltage become 0.8V(Max) or less, the IC will be shutdown.




Figure 28. Enable ON/OFF Timing Chart

## 3. Power Good

When the output voltage is within the voltage range of  $\pm 10\%$ (Typ), the PGOOD pin set Hi-Z. When the output voltage is outside the voltage range of  $\pm 10\%$ (Typ), the PGOOD pin is pulled down with a built-in MOSFET of 0.22k $\Omega$ (Typ). Pull up the PGOOD pin to VREGH with a resistor of about 10k $\Omega$  to 100k $\Omega$ .




Figure 29. PGOOD Timing Chart

## Protect function

## 1. Under Voltage Lockout (UVLO)

Under Voltage Lockout monitors the VIN terminal voltages. When the VIN voltage is at 15.0V(Max) or less, both of the output MOSFETs are turned OFF and the regulator operation is stopped. When the input voltage becomes 16.0V(Max) or more, the regulator restarts the operation with Soft Start.




Figure 30. UVLO Timing Chart

## Protect function - continued

## 2. Short Circuit Protection(SCP)

The Short Circuit Protection function produces a reference pulse that has an ON time derived from  $V_{IN}$  and  $V_{OUT}$ . This reference pulse's ON time is compared to the SW ON time. If the SW ON time exceeds 2.5times(Typ) of the expected SW ON time, and remains in that state for 2clk (clk = 1/f<sub>sw</sub>) cycles, it will stop both of the output MOSFETs for 32ms(Typ) and then restarts again. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation of the protection circuit (e.g. when a load that significantly exceeds the output current capability of the chip is connected).

The assumed SW ON Time is obtained from the following formula:

$$t_{pulse} = \frac{1}{2.1[MHz]} \times \frac{V_{OUT}}{V_{IN}} [\mu s]$$

$$t_{pulse\_clamp} = \frac{1}{2.1[MHz]} \times \frac{V_{OUT}}{V_{IN}} \times 2.5 [\mu s]$$




Figure31. SCP Timing Chart

## 3. Thermal Shutdown(TSD)

When the chip temperature exceeds  $T_j=175^{\circ}C(Typ)$ , both of the output MOSFETs are turned OFF and the VREGH is stopped. The operation comes back when the chip temperature comes down to  $150^{\circ}C(Typ)$  or less. TSD prevents the IC from thermal runaway under abnormal conditions exceeding  $T_{jmax}=150^{\circ}C$ . The TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.




Figure 32. TSD Timing Chart

## Protect function - continued

## 4. Over Current Protection (OCP)

Over Current Protection detects the lower limit value of the inductor current. The OCP is designed at 2.4A(Typ). This circuit prevents the Top POWER MOSFET from turning ON until the inductor current  $I_L$  falls below the OCP limit  $I_{SW}$ . If OCP is detected 8times in 30 $\mu$ s(Typ), operation stops for 32ms(Typ) and then restarts again. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation of the protection circuit (e.g. when a load that significantly exceeds the output current capability of the chip is connected).




Figure 33. OCP Timing Chart

## 5. Over Voltage Protection (OVP)

Over Voltage Protection compares the feedback voltage with an internal reference voltage. When the feedback voltage exceeds 0.96V(Typ) or more, the Top and Bottom POWER MOSFETs will turn OFF. When the output voltage decreases to a value of 0.92V(Typ) or less, it goes back to normal operation.




Figure 34. OVP Timing Chart

Protect function - continued

- 6. Over Voltage Lockout(OVLO)  
Over Voltage Lockout monitors the VIN terminal voltage. When the VIN voltage is 60.0V(Min) or more, the chip will be on standby mode, and when the VIN voltage is 59.0V(Min) or less, the chip will startup again.




Figure 35. OVLO Timing Chart

Selection of Components Externally Connected

Contact us if not use the recommended constant in the application circuit.

Necessary parameters in designing the power supply are as follows:

Table 1. Application Specification

Parameter	Symbol	Specification Case
Input Voltage	$V_{IN}$	16V to 60V
Output Voltage	$V_{OUT}$	5.0V
Output Ripple Voltage	$\Delta V_{P-P}$	20mV <sub>p-p</sub>
Output Current	$I_{OUT}$	Min 0.1A / Typ 0.5A / Max 1.0A
Switching Frequency	$f_{SW}$	2.1MHz
Operating Temperature Range	$T_{opr}$	-40°C to +125°C




Figure 36. Application Sample Circuit

## Selection of Components Externally Connected - continued

1. Selection of the inductor  $L_X$  value

Role of the coil in the switching regulator is that it also serves as a filter for smoothing the output voltage to supply a continuous current to the load. The Inductor ripple current  $\Delta I_L$  that flows to the inductor becomes small when an inductor with a large inductance value is selected. Consequently, the voltage of the output ripple  $\Delta V_{P-P}$  also becomes small. It is the trade-off between the size and the cost of the inductor.

The inductance of the inductor is shown in the following equation:

$$L = \frac{(V_{IN(Max)} - V_{OUT}) \times V_{OUT}}{V_{IN(Max)} \times f_{SW} \times \Delta I_L} \quad [H]$$

Where:

$V_{IN(Max)}$	is the maximum input voltage
$V_{OUT}$	is the output voltage
$f_{SW}$	is the switching frequency
$\Delta I_L$	is the peak to peak inductor current

In current mode control, sub-harmonic oscillation may happen. The slope compensation circuit is integrated into the IC in order to prevent sub-harmonic oscillation. The sub-harmonic oscillation depends on the rate of increase of output switch current. If the inductor value is too small, the sub-harmonic oscillation may happen because the inductor ripple current  $\Delta I_L$  is increased. And if the inductor value is too large, the feedback loop may not achieve stability because the inductor ripple current  $\Delta I_L$  is decreased. Therefore, use an inductor value of the coil within the range of 3.3μH to 10μH. The smaller the  $\Delta I_L$ , the smaller the Inductor core loss (iron loss), and the smaller is the loss due to ESR of the output capacitor. In effect,  $\Delta V_{P-P}$  (Output peak-to-peak ripple voltage) will be reduced.  $\Delta V_{P-P}$  is shown in the following equation.

$$\Delta V_{P-P} = \Delta I_L \times ESR + \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}} \quad [V] \quad (a)$$

Where:

$ESR$	is the equivalent series resistance of the output capacitor
$C_{OUT}$	is the output capacitance
$\Delta I_L$	is the peak to peak inductor current
$f_{SW}$	is the switching frequency

Generally, even if  $\Delta I_L$  is somewhat large, the  $\Delta V_{P-P}$  target is satisfied because the ceramic capacitor has a very-low ESR. It also contributes to the miniaturization of the application board. Also, because of the lower rated current, smaller inductor is possible since the inductance is small. The disadvantages are increase in core losses in the inductor and the decrease in maximum output current. When other capacitors (electrolytic capacitor, tantalum capacitor, and electro conductive polymer etc.) are used for output capacitor  $C_{OUT}$ , check the ESR from the manufacturer's data sheet and determine the  $\Delta I_L$  to fit within the acceptable range of  $\Delta V_{P-P}$ . Especially in the case of electrolytic capacitor, because the decrease in capacitance at low temperatures is significantly large, this will make  $\Delta V_{P-P}$  increase. When using capacitor at low temperature, this is an important consideration.

The shielded type (closed magnetic circuit type) is the recommended type of inductor to be used. Please note that magnetic saturation may occur. It is important not to saturate the core in all cases. Precautions must be taken into account on the given provisions of the current rating because it differs on every manufacturer. Please confirm the rated current at maximum ambient temperature of application to the manufacturer.

## Selection of Components Externally Connected - continued

2. Selection of Output Capacitor  $C_{OUT}$ 

The output capacitor is selected based on the ESR that is required from the equation (a).  $\Delta V_{P-P}$  can be reduced by using a capacitor with a small ESR. The ceramic capacitor is the best option that meets this requirement. It is because not only does it have a small ESR but the ceramic capacitor also contributes to the size reduction of the application circuit. Please confirm the frequency characteristics of ESR from the datasheet of the manufacturer, and consider a low ESR value for the switching frequency being used. It is necessary to consider the ceramic capacitor because the DC biasing characteristic is important. For the voltage rating of the ceramic capacitor, twice or more than the maximum output voltage is usually required. By selecting a high voltage rating, it is possible to reduce the influence of DC bias characteristics. Moreover, in order to maintain good temperature characteristics, the one with the characteristics of X7R or better is recommended. Because the voltage rating of a large ceramic capacitor is low, the selection becomes difficult for an application with high output voltage. In that case, please connect multiple ceramic capacitors in series or select electrolytic capacitor. Consider having a voltage rating of 1.2 times or more of the output voltage when using electrolytic capacitor. Electrolytic capacitors have a high voltage rating, large capacitance, small amount of DC biasing characteristics, and are generally reasonable. Since the electrolytic capacitor is usually OPEN when it fails, it is effective to use for applications when reliability is required such as automotive. But there are disadvantages such as, ESR is relatively high, and decreases capacitance value at low temperatures. In this case, please take note that  $\Delta V_{P-P}$  may increase at low temperature conditions. Moreover, consider the lifetime characteristic of this capacitor because it has a possibility to dry up. A tantalum capacitor and a conductive polymer hybrid capacitor have excellent temperature characteristics unlike the electrolytic capacitor. Moreover, since their ESR is smaller than an electrolytic capacitor, the ripple voltage is relatively small over a wide temperature range. Since these capacitors have almost no DC bias characteristics, design will be easier. Regarding voltage rating, the tantalum capacitor is selected such that its capacitance is twice the value of the output voltage, and for the conductive polymer hybrid capacitor, it is selected such that the voltage rating is 1.2 times the value of the output voltage. The disadvantage of a tantalum capacitor is that it is SHORTED when it is destroyed, and its breakdown voltage is low. It is not generally selected in an application that reliability is a demand such as in automotive. An electro conductive polymer hybrid capacitor is OPEN when destroyed. Though it is effective for reliability, its disadvantage is that it is generally expensive.

To improve the performance of ripple voltage in this condition, following is recommended:

1. Use low ESR capacitor like ceramic or conductive polymer hybrid capacitor.
2. Use a capacitor  $C_{OUT}$  with a higher capacitance value.

These capacitors are rated in ripple current. The RMS values of the ripple current that can be obtained in the following equation must not exceed the ripple current rating.

$$I_{CO(RMS)} = \frac{\Delta I_L}{\sqrt{12}} \quad [A]$$

Where:

$I_{CO(RMS)}$  is the value of the ripple electric current  
 $\Delta I_L$  is the peak to peak inductor current

In addition, for the total value of capacitance in the output line  $C_{OUT(Max)}$ , choose a capacitance value less than the value obtained by the following equation:

$$C_{OUT(Max)} < \frac{t_{SS(Min)} \times (I_{SW(Min)} - I_{SWSTART(Max)})}{V_{OUT}} \quad [F]$$

Where:

$I_{SW(Min)}$  is the OCP operation switch current (Min)  
 $t_{SS(Min)}$  is the Soft Start Time (Min)  
 $I_{SWSTART(Max)}$  is the maximum output current during startup  
 $V_{OUT}$  is the output voltage

Startup failure may happen if the limits from the above-mentioned are exceeded. Especially if the capacitance value is extremely large, over-current protection may be activated by the inrush current at startup preventing the output to turn on. Please confirm this on the actual application. For stable transient response, the loop is dependent to  $C_{OUT}$ . Please select after confirming the setting of the phase compensation circuit.

Also, in case of large changing input voltage and load current, select the capacitance accordingly by verifying that the actual application setup meets the required specification.

## Selection of Components Externally Connected - continued

3. Selection of Input Capacitor  $C_{IN}$ ,  $C_{BLK}$ 

The input capacitor is usually required for two types of decoupling: capacitors  $C_{IN}$  and bulk capacitors  $C_{BLK}$ . Ceramic capacitors with values more than 1.2 $\mu$ F are necessary for the decoupling capacitor  $C_{IN}$ . Ceramic capacitors are effective by placing it as close as possible to the VIN pin. The voltage rating of the capacitors is recommended to be more than 1.2 times the maximum input voltage, or twice the normal input voltage. The capacitor value including device variation, temperature change, DC bias change, and aging change must be larger than minimum value. Also, the IC might not operate properly when the PCB layout or the position of the capacitor is not good. Please check "Notes on the PCB Layout" on page 30.

The bulk capacitor is optional. The bulk capacitor prevents the decrease in the line voltage and serves as a backup power supply to keep the input voltage constant. A low ESR electrolytic capacitor with large capacitance is suitable for the bulk capacitor. It is necessary to select the best capacitance value for each set of application. In that case, please take note not to exceed the rated ripple current of the capacitor.

The RMS value of the input ripple current  $I_{CIN(RMS)}$  is obtained in the following equation:

$$I_{CIN(RMS)} = I_{OUT(MAX)} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}} \quad [A]$$

Where:

$I_{OUT(MAX)}$  is the maximum output current.

In addition, in automotive and other applications requiring high reliability, it is recommended to connect the capacitors in parallel to accommodate multiple electrolytic capacitors and minimize the chances of drying up. For ceramic capacitors, it is recommended to make two series + two parallel structures to decrease the risk of capacitor destruction due to short circuit conditions.

When the impedance on the input side is high for some reason (because the wiring from the power supply to VIN is long, etc.), then high capacitance is needed. In actual conditions, it is necessary to verify that there are no problems like IC turns off, or the output overshoots due to the change in  $V_{IN}$  at transient response.

4. Selection of Output Voltage Setting Resistance  $R_{FB1}$ ,  $R_{FB2}$ 

The output voltage is described by the following equation:

$$V_O = 0.8 \times \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \quad [V]$$

Power efficiency is reduced with a small  $R_{FB1} + R_{FB2}$ , please set the current flowing through the feedback resistors as small as possible in comparison to the output current  $I_{OUT}$ .

## Selection of Components Externally Connected - continued

5. Selection of the Phase Compensation Circuit  $R_{COMP}$ ,  $C_{COMP}$ 

A good high frequency response performance is achieved by setting the 0dB crossing frequency,  $f_c$ , (frequency at 0dB gain) high. However, you need to be aware of the trade-off correlation between speed and stability. Moreover, DC / DC converter application is sampled by switching frequency, so the gain of this switching frequency must be suppressed. It is necessary to set the 0dB crossing frequency to 80kHz or less of the switching frequency. In general, target these characteristics as follows:

- At 0dB crossing frequency,  $f_c$ , phase lag should be  $135^\circ$  or less (phase margin is  $45^\circ$  or more).
- The 0dB crossing frequency,  $f_c$ , must be 80kHz or less.

Achieving stability by using phase compensation is done by cancelling the  $f_{P1}$  and  $f_{P2}$  (error amp pole and power stage pole) of the feedback loop by the use of  $f_{Z1}$ .  $f_{P1}$ ,  $f_{P2}$  and  $f_{Z1}$  are determined in the following equations:

$$f_{Z1} = \frac{1}{2\pi \times R_{COMP} \times C_{COMP}} \quad [\text{Hz}]$$

$$f_{P1} = \frac{1}{2\pi \times C_{OUT} \times R_{OUT}} \quad [\text{Hz}]$$

$$f_{P2} = \frac{G_{EA}}{2\pi \times C_{COMP} \times A_V} \quad [\text{Hz}]$$

Where:

$R_{OUT}$  is the resistance assumed actual load [ $\Omega$ ] = Output Voltage[V] / Output Current[A],

$G_{EA}$  is the Error Amp trans conductance (300 $\mu$ A/V)

$A_V$  is the Error Amp Voltage Gain (63dB)




Figure 37. Setting the Phase Compensation Circuit

## Selection of Components Externally Connected - continued

6. Selection of the Switching Frequency Setting Resistance  $R_{RT}$ 

The internal switching frequency can be set by connecting a resistor between RT and GND.

The range of frequency that can be set is 1.9MHz to 2.3MHz, and the relation between resistance and the switching frequency is decided as shown in the figure below. When setting beyond this range, there is a possibility that there is no oscillation and IC operation cannot be guaranteed.




Figure 38. Switching Frequency vs Switching Frequency Setting Resistance

Table 2.  $R_{RT}$  vs  $f_{SW}$

$R_{RT}$ [kΩ]	$f_{SW}$ [MHz]
6.8	2.26
7.5	2.10
8.2	1.96

## 7. Selection of the Bootstrap Capacitor and Resistor

Bootstrap capacitor  $C_{BST}$  value shall be 0.022μF. Bootstrap resistor  $R_{BST}$  value shall be 3.3Ω. Connect the bootstrap capacitor in series with the bootstrap resistor between SW pin and BST pin. Recommended products are described in Application Examples1 on page 25.

## 8. Selection of the VREGH Capacitor.

VREGH capacitor  $C_{VREGH}$  shall be 2.2μF ceramic capacitor. Connect the VREGH capacitor between VREGH pin and GND.

## 9. Selection of the VMON Resistor

At the time of  $V_{OUT}$  short circuit, current may be drawn from the VMON terminal due to an inductive load. Connect a resistor to limit that current. VMON resistor  $R_{VOUT}$  shall be 2kΩ.

## 10. Soft Start Time

Soft Start prevents the overshoot of the output voltage. It changes in proportion to the switching frequency  $f_{SW}$ . Soft start time at  $f_{SW}$  2.1MHz(Typ) is 1.1ms(Typ). The production tolerance of  $t_{SS}$  is ±36%.  $t_{SS}$  can be calculated by using the equation.

$$t_{SS} = \frac{2310}{f_{SW}} \text{ [s]}$$

## Application Examples1

Table 3. Specification Example 1

Parameter	Symbol	Specification Case
Product Name	IC	BD9V100MUF-C
Input Voltage	$V_{IN}$	16V to 60V
Output Voltage	$V_{OUT}$	5.0V
Output Ripple Voltage	$\Delta V_{P-P}$	20mVp-p
Output Current	$I_{OUT}$	0A to 1.0A
Switching Frequency	$f_{sw}$	2.1MHz
Operating Temperature	$T_{opr}$	-40°C to +125°C




Figure 39. Reference Circuit 1

Table 4. Parts List 1

No	Package	Parameters	Part Name (Series)	Type	Manufacturer
$C_{BLK}$	-	-	-	-	-
$C_{IN1}$	3225	4.7 $\mu$ F, X7R, 50V	GCM32ER71H475K	Ceramic	MURATA
$C_{IN2}$	3225	4.7 $\mu$ F, X7R, 50V	GCM32ER71H475K	Ceramic	MURATA
$C_{IN3}$	1608	0.1 $\mu$ F, X7R, 50V	GCM188R71H104K	Ceramic	MURATA
$C_{IN4}$	1608	0.1 $\mu$ F, X7R, 50V	GCM188R71H104K	Ceramic	MURATA
$C_{BST}$	1608	0.022 $\mu$ F, X7R, 50V	GCM188R71H223K	Ceramic	MURATA
$R_{BST}$	1608	3.3 $\Omega$ , 5%, 1/10W	MCR03EZPJ3R3	Chip Resistor	ROHM
$C_{VREGH}$	2012	2.2 $\mu$ F, X7R, 16V	GCM21BR71C225K	Ceramic	MURATA
$R_{PGD}$	1608	100k $\Omega$ , 0.5%, 1/10W	MCR03EZPD1003	Chip Resistor	ROHM
$R_{VOUT}$	1608	2.0k $\Omega$ , 0.5%, 1/10W	MCR03EZPD2001	Chip Resistor	ROHM
$R_{100}$	-	Short	-	-	-
$R_{FB1}$	1608	43k $\Omega$ , 0.5%, 1/10W	MCR03EZPD4302	Chip Resistor	ROHM
$R_{FB2}$	1608	8.2k $\Omega$ , 0.5%, 1/10W	MCR03EZPD8201	Chip Resistor	ROHM
$R_{RT}$	1608	7.5k $\Omega$ , 0.5%, 1/10W	MCR03EZPD7501	Chip Resistor	ROHM
$R_{COMP}$	1608	51k $\Omega$ , 0.5%, 1/10W	MCR03EZPD5102	Chip Resistor	ROHM
$C_{COMP}$	1608	1000pF, X7R, 50V	GCM188R71H102K	Ceramic	MURATA
$L_X$	-	4.7 $\mu$ H	CLF6045NIT-4R7N-D	Inductor	TDK
$C_{OUT1}$	3225	22 $\mu$ F, X7R, 16V	GCM32ER71C226K	Ceramic	MURATA
$C_{OUT2}$	3225	22 $\mu$ F, X7R, 16V	GCM32ER71C226K	Ceramic	MURATA