# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





#### Features

- High speed: 140 MHz
- Low noise non-inverting 1-7 buffer
- Supports up to three SDRAM DIMMs
- Low skew (<250ps) between any two output clocks
- I<sup>2</sup>C Serial Configuration interface
- Multiple Vdd, Vss pins for noise reduction
- 3.3V power supply voltage
- 16-pin TSSOP(L) and QSOP(Q) packages

#### Description

The PI6C185-02B, a high-speed low-noise 1-7 non-inverting buffer, is designed for SDRAM clock buffer applications. It is intended to be used with the PI6C10X clock generator for Intel Architecture-based Mobile systems.

At power up, all SDRAM outputs are enabled and active. The  $I^2C$  Serial control may be used to individually activate/deactivate any of the seven output drivers.

#### Note:

Purchase of  $I^2C$  components from Pericom conveys a license to use them in an  $I^2C$  system as defined by Philips.

#### **Pin Configuration**





## Block Diagram

#### **Pin Description**

| Pin               | Signal          | Type Qty. Descri |   | Description                                 |
|-------------------|-----------------|------------------|---|---|
| 2,3,6,11,12,15,16 | SDRAM [06]      | Ι                | 7 | Buffered Clock Outputs                      |
| 5                 | BUF_IN          | Ι                | 1 | Clock Buffer Input                          |
| 8                 | SDATA           | I/O              | 1 | Serial Data for I <sup>2</sup> C interface  |
| 9                 | SCLK            | Ι                | 1 | Serial Clock for I <sup>2</sup> C interface |
| 1,7,13            | V <sub>DD</sub> | Power            | 3 | 3.3V Power Supply                           |
| 4,10,14           | V <sub>SS</sub> | Ground           | 3 | Ground                                      |

## PI6C185-02B I<sup>2</sup>C Address Assignment

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/W |
|----|----|----|----|----|----|----|-----|
| 1  | 1  | 0  | 1  | 0  | 0  | 1  | 0   |

#### PI6C185-02 Serial Configuration Map

Byte0: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

| Bit   | Pin # | Description          |
|-------|-------|----------------------|
| Bit 7 | 6     | SDRAM2               |
| Bit 6 | -     | NC (Initialize to 0) |
| Bit 5 | -     | NC (Initialize to 0) |
| Bit 4 | -     | NC (Initialize to 0) |
| Bit 3 | 3     | SDRAM1               |
| Bit 2 | 2     | SDRAM0               |
| Bit 1 | -     | NC (Initialize to 0) |
| Bit 0 | -     | NC (Initialize to 0) |

**Note:** Inactive means outputs are held LOWand are disabled from switching

# Byte1: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

| Bit   | Pin# | Description          |  |
|-------|------|----------------------|--|
| Bit 7 | 16   | SDRAM6               |  |
| Bit 6 | 15   | SDRAM5               |  |
| Bit 5 | -    | NC (Initialize to 0) |  |
| Bit 4 | -    | NC (Initialize to 0) |  |
| Bit 3 | 12   | SDRAM4               |  |
| Bit 2 | 11   | SDRAM3               |  |
| Bit 1 | -    | NC (Initialize to 0) |  |
| Bit 0 | -    | NC (Initialize to 0) |  |





# 2-Wire I<sup>2</sup>C Control

The  $I^2C$  interface permits individual enable/disable of each clock output and test mode enable.

The PI6C185-02B, a slave receiver device, cannot be read back. Sub addressing is not supported. To change one of the control bytes, all preceding bytes must be sent.

Every byte put on the SDATA line must be 8-bits long (MSB first), followed by an acknowledge bit generated by the receiving device.

During normal data transfers, SDATA changes only when SCLK is LOW. Exceptions: A HIGH to LOW transition on SDATA while SCLK is HIGH indicates a "start" condition; a LOW to HIGH transition on SDATA while SCLK is HIGH is a "stop" condition and indicates the end of a data transfer cycle. Each data transfer is initiated with a start condition and ended with a stop condition. The first byte after a start condition is always a 7-bit address byte followed by a read/write bit. (HIGH = read from addressed device, LOW = write to addressed device). If the device's own address is detected, PI6C185-02B generates an acknowledge by pulling SDATA line LOW during ninth clock pulse, then accepts the following data bytes until another start or stop condition is detected.

.....

Note:

Following acknowledgement of the address byte (0D2H), two more bytes must be sent:

1. "Command Code" byte &2. "Byte Count" byte.

Although the data bits on these two bytes are "don't care," they must be sent and acknowledged.

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature65°C to +150°C                                      |
|--|
| Ambient Temperature with Power Applied $-0^{\circ}C$ to $+70^{\circ}C$ |
| 3.3V Supply Voltage to Ground Potential0.5V to +4.6V                   |
| DC Input Voltage –0.5V to +4.6V  |
|  |

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Supply Current (V<sub>DD</sub> = +3.465V, Cload = max)

| Symbol          | Parameter      | Test Condition     | Min. | Тур. | Max. | Units |
|-----------------|----------------|--------------------|------|------|------|-------|
| I <sub>DD</sub> | Supply Current | $BUF_{IN} = 0 MHz$ |      |      | 3    |       |
| I <sub>DD</sub> | Supply Current | BUF_IN = 66.66 MHz |      |      | TDD  | mA    |
| I <sub>DD</sub> | Supply Current | BUF_IN = 100.0 MHz |      |      | TBD  |       |

# PI6C185-02B Precision 1-7 Clock Buffer

### DC Operating Specifications (V<sub>DD</sub> = +3.3V $\pm 5\%$ , T<sub>A</sub> = 0°C -70°C)

| Symbol           | Parameter               | Condition             | Min.                 | Max.                 | Units |
|------------------|-------------------------|-----------------------|----------------------|----------------------|-------|
| Input Vo         | ltage                   |                       |                      |                      |       |
| VIH              | Input High Voltage      | V <sub>DD</sub>       | 2.0                  | V <sub>DD</sub> +0.3 | 3.7   |
| VIL              | Input Low Voltage       |                       | V <sub>SS</sub> -0.3 | 0.8                  | V     |
| IIL              | Input Leakage Current   | $0 < V_{IN} < V_{DD}$ | -5                   | +5                   | μΑ    |
| $V_{DD} = 3$     | 3.3V ± 5%               | 1                     | 1                    | 1                    |       |
| Voh              | Output High Voltage     | $I_{OH} = -1 mA$      | 2.4                  |                      | v     |
| V <sub>OL</sub>  | Output Low Voltage      | $I_{OL} = 1 mA$       |                      | 0.4                  | v     |
|                  |                         |                       |                      |                      |       |
| CIN              | Input Pin Capacitance   |                       |                      | 5                    | "F    |
| COUT             | Output pins Capacitance |                       |                      | 6                    | pF    |
| L <sub>PIN</sub> | Pin Inductance          |                       |                      | 7                    | nH    |
| T <sub>A</sub>   | Ambient Temperature     | No Airflow            | 0                    | 70                   | °C    |

#### **SDRAM Clock Buffer Operating Specification**

| Symbol                | Parameter                            | Condition              | Min. | Тур. | Max. | Units |
|-----------------------|--------------------------------------|------------------------|------|------|------|-------|
| IOHMIN                | Pull-up current                      | $V_{OUT} = 2.0 V$      | -40  |      |      |       |
| IOHMAX                | Pull-up current                      | $V_{OUT} = 3.135V$     |      |      | 36   | mA    |
| IOLMIN                | Pull-down current                    | $V_{OUT} = 1.0V$       | 40   |      |      |       |
| IOLMAX                | I <sub>OLMAX</sub> Pull-down current |                        |      |      | 38   |       |
| t <sub>RH</sub> SDRAM | Output rise edge rate<br>SDRAM only  | 3.3V ±5%<br>@0.4V-2.4V | 1.5  |      | 4    | V/ns  |
| tFHSDRAM              | Output fall edge rate<br>SDRAM only  | 3.3V ±5%<br>@2.4V-0.4V | 1.5  |      | 4    |       |

#### **AC** Timing

| Cle a l                            | Demonster                   | 66 ] | MHz  | 100  | MHz  | 133  | MHz  | I.I *4- |  |
|------------------------------------|-----------------------------|------|------|------|------|------|------|---------|--|
| Symbol                             | Parameter                   | Min. | Max. | Min. | Max. | Min. | Max. | Units   |  |
| t <sub>SDKP</sub>                  | SDRAM CLK period            | 15.0 | 15.5 | 10.0 | 10.5 | 7.5  | 7.8  |         |  |
| t <sub>SDKH</sub>                  | SDRAM CLK high time         | 5.6  |      | 3.3  |      | 1.0  |      | ns      |  |
| t <sub>SDKL</sub>                  | SDRAM CLK low time          | 5.3  |      | 3.1  |      | 1.0  |      |         |  |
| t <sub>SDRISE</sub>                | SDRAM CLK rise time         | 1.5  | 4.0  | 1.5  |      |      | V/ma |         |  |
| tSDFALL                            | SDRAM CLK fall time         | 1.5  | 4.0  | 1.5  | 4.0  | 1.5  | 4.0  | V/ns    |  |
| t <sub>PLH</sub>                   | SDRAM Buffer LH prop delay  | 1.0  | 5.5  | 1.0  | 5.5  | 1.0  | 5.5  | 5.5     |  |
| t <sub>PHL</sub>                   | SDRAM Buffer HL prop delay  | 1.0  | 5.5  | 1.0  | 5.5  | 1.0  | 5.5  |         |  |
| tpzL,tpzH                          | SDRAM Buffer Enable delay   | 1.0  | 8.0  | 1.0  | 8.0  | 1.0  | 8.0  | ns      |  |
| t <sub>PLZ</sub> ,t <sub>PHZ</sub> | SDRAM Buffer Disable delay  | 1.0  | 8.0  | 1.0  | 8.0  | 1.0  | 8.0  |         |  |
| Duty Cycle                         | Measured at 1.5V            | 45   | 55   | 45   | 55   | 45   | 55   | %       |  |
| t <sub>SDSKW</sub>                 | SDRAM Output to Output Skew |      | 250  |      | 250  |      | 250  | ps      |  |





.......

Figure 1. Clock Waveforms

#### Minimum and Maximum Expected Capacitive Loads

| Clock | Min Load | Max Load | Units | Notes                    |
|-------|----------|----------|-------|--------------------------|
| SDRAM | 15       | 20       | pF    | SDRAM DIMM Specification |

#### Notes:

- 1. Maximum rise/fall times are guaranteed at maximum specified load.
- 2. Minimum rise/fall times are guaranteed at minimum specified load.
- 3. Rise/fall times are specified with pure capacitive load as shown. Testing is done with an additional  $500\Omega$  resistor in parallel.

#### **Design Guidelines to Reduce EMI**

- 1. Place  $R_S$  series resistors and CI capacitors as close as possible to the respective clock pins. Typical value for CI is 10pF.  $R_S$  Series resistor value can be increased to reduce EMI provided that the rise and fall time are still within the specified values.
- 2. Minimize the number of "vias" of the clock traces.
- 3. Route clock traces over a continuous ground plane or over a continuous power plane. Avoid routing clock traces from plane to plane (refer to rule #2).
- 4. Position clock signals away from signals that go to any cables or any external connectors.





Figure 2. Design Guidelines

#### 16-Pin TSSOP (L) Package



#### **Ordering Information**

| P/N          | Description   |
|--------------|---------------|
| PI6C185-02BL | TSSOP Package |
| PI6C185-02BQ | QSOP Package  |

#### 16-Pin QSOP (Q) Package



Pericom Semiconductor Corporation 2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com