



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Dual N-Channel 75-V (D-S) MOSFET

PRODUCT SUMMARY			
$V_{DS}$ (V)	$R_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)	$Q_g$ (Typ.)
75	0.186 at $V_{GS} = 10$ V	$4^e$	2.1 nC
	0.228 at $V_{GS} = 4.5$ V	$4^e$	

### FEATURES



- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- Low Thermal Resistance PowerPAK® Package with Small Size and Low 1.07 mm Profile
- 100 %  $R_g$  Tested
- 100 % UIS Tested
- Compliant to RoHS Directive 2002/95/EC



**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**

### APPLICATIONS

- POL



Ordering Information: SiS902DN-T1-GE3 (Lead (Pb)-free and Halogen-free)

N-Channel MOSFET

N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS $T_A = 25$ °C, unless otherwise noted			
Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	75	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current ( $T_J = 150$ °C)	$I_D$	$T_C = 25$ °C	A
		$T_C = 70$ °C	
		$T_A = 25$ °C	
		$T_A = 70$ °C	
Pulsed Drain Current	$I_{DM}$	8	
Avalanche Current	$I_{AS}$	2	
Single-Pulse Avalanche Energy			
Maximum Power Dissipation	$P_D$	$T_C = 25$ °C	W
		$T_C = 70$ °C	
		$T_A = 25$ °C	
		$T_A = 70$ °C	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 150	°C
Soldering Recommendations (Peak Temperature) <sup>c, d</sup>		260	

Notes:

- Surface Mounted on 1" x 1" FR4 board.
- $t = 10$  s.
- See Solder Profile ([www.vishay.com/ppg?73257](http://www.vishay.com/ppg?73257)). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Package limited.

**THERMAL RESISTANCE RATINGS**

Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a, b</sup>	$t \leq 10$ s	$R_{thJA}$	32	40	°C/W
Maximum Junction-to-Case (Drain)	Steady State	$R_{thJC}$	6.4	8.1	

Notes:

a. Surface Mounted on 1" x 1" FR4 board.

b. Maximum under Steady State conditions is 78 °C/W.

**SPECIFICATIONS**  $T_J = 25$  °C, unless otherwise noted

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0$ V, $I_D = 250$ $\mu$ A	75			V
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 250$ $\mu$ A		81		mV/°C
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			- 5		
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 250$ $\mu$ A	1.2		2.5	V
Gate-Source Leakage	$I_{GSS}$	$V_{DS} = 0$ V, $V_{GS} = \pm 20$ V			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 75$ V, $V_{GS} = 0$ V			1	$\mu$ A
		$V_{DS} = 75$ V, $V_{GS} = 0$ V, $T_J = 55$ °C			10	
On-State Drain Current <sup>a</sup>	$I_{D(on)}$	$V_{DS} \geq 5$ V, $V_{GS} = 10$ V	8			A
Drain-Source On-State Resistance <sup>a</sup>	$R_{DS(on)}$	$V_{GS} = 10$ V, $I_D = 3$ A		0.155	0.186	$\Omega$
		$V_{GS} = 4.5$ V, $I_D = 2.7$ A		0.190	0.228	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15$ V, $I_D = 3$ A		10		S
<b>Dynamic<sup>b</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 38$ V, $V_{GS} = 0$ V, $f = 1$ MHz		175		pF
Output Capacitance	$C_{oss}$			30		
Reverse Transfer Capacitance	$C_{rss}$			18		
Total Gate Charge	$Q_g$	$V_{DS} = 38$ V, $V_{GS} = 10$ V, $I_D = 3$ A		3.9	6	nC
		$V_{DS} = 38$ V, $V_{GS} = 4.5$ V, $I_D = 3$ A		2.1	3.2	
Gate-Source Charge	$Q_{gs}$			0.8		
Gate-Drain Charge	$Q_{gd}$			0.6		
Gate Resistance	$R_g$	$f = 1$ MHz	0.4	2	4	$\Omega$
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 38$ V, $R_L = 16$ $\Omega$ $I_D \cong 2.4$ A, $V_{GEN} = 4.5$ V, $R_g = 1$ $\Omega$		17	26	ns
Rise Time	$t_r$			18	27	
Turn-Off Delay Time	$t_{d(off)}$			12	20	
Fall Time	$t_f$			9	18	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 38$ V, $R_L = 16$ $\Omega$ $I_D \cong 2.4$ A, $V_{GEN} = 10$ V, $R_g = 1$ $\Omega$		5	10	
Rise Time	$t_r$			8	16	
Turn-Off Delay Time	$t_{d(off)}$			10	20	
Fall Time	$t_f$			6	10	



<b>SPECIFICATIONS</b> $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise noted						
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
<b>Drain-Source Body Diode Characteristics</b>						
Continuous Source-Drain Diode Current	$I_S$	$T_C = 25\text{ }^\circ\text{C}$			4	A
Pulse Diode Forward Current <sup>a</sup>	$I_{SM}$				8	
Body Diode Voltage	$V_{SD}$	$I_S = 2\text{ A}$		0.85	1.2	V
Body Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2.4\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ , $T_J = 25\text{ }^\circ\text{C}$		20	30	ns
Body Diode Reverse Recovery Charge	$Q_{rr}$			17	26	nC
Reverse Recovery Fall Time	$t_a$			15		ns
Reverse Recovery Rise Time	$t_b$			5		


Notes:

- a. Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .
- b. Guaranteed by design, not subject to production testing.


*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*




**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




**Output Characteristics**




**Transfer Characteristics**




**On-Resistance vs. Drain Current and Gate Voltage**



**Capacitance**




**Gate Charge**




**On-Resistance vs. Junction Temperature**


**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




**Source-Drain Diode Forward Voltage**




**On-Resistance vs. Gate-to-Source Voltage**



**Threshold Voltage**




**Single Pulse Power, Junction-to-Ambient**




\*  $V_{GS} >$  minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified

**Safe Operating Area, Junction-to-Ambient**


**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted



**Current Derating\***




**Power, Junction-to-Case**




**Power, Junction-to-Ambient**

\* The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted



**Normalized Thermal Transient Impedance, Junction-to-Ambient**



**Normalized Thermal Transient Impedance, Junction-to-Case**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?64804](http://www.vishay.com/ppg?64804).





## Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.