



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group

User's Manual: Hardware

RENESAS MCU
R8C Family / R8C/Lx Series

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (<http://www.renesas.com>).

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

How to Use This Manual

1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual.

The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Electronics Web site.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview and electrical characteristics	R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group Datasheet	REJ03B0293
User's Manual: Hardware	Hardware specifications (pin assignments, memory maps, peripheral function specifications, electrical characteristics, timing charts) and operation description Note: Refer to the application notes for details on using peripheral functions.	R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group User's Manual: Hardware	This User's Manual
User's Manual: Software	Description of CPU instruction set	R8C/Tiny Series Software Manual	REJ09B0001
Application note	Information on using peripheral functions and application examples Sample programs Information on writing programs in assembly language and C	Available from the Renesas Electronics Web site.	
Renesas technical update	Product specifications, updates on documents, etc.		

2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word “register,” “bit,” or “pin” to distinguish the three categories.

Examples the PM03 bit in the PM0 register
 P3_5 pin, VCC pin

(2) Notation of Numbers

The indication “b” is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication “h” is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.

Examples Binary: 11b
 Hexadecimal: EFA0h
 Decimal: 1234

3. Register Notation

The symbols and terms used in register diagrams are described below.

x.x.x XXX Register (Symbol)

Address XXXXh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	XXX7	XXX6	XXX5	XXX4	—	—	XXX1	XXX0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	XXX0	XXX bit	b1 b0 0 0: XXX 0 1: XXX 1 0: Do not set. 1 1: XXX	R/W
b1	XXX1			R/W
b2	—	Nothing is assigned. If necessary, set to 0. When read, the content is undefined.		—
b3	—	Reserved bit	Set to 0.	R/W
b4	XXX4	XXX bit	Function varies according to the operating mode.	R/W
b5	XXX5			W
b6	XXX6			R/W
b7	XXX7	XXX bit	0: XXX 1: XXX	R

*1

R/W: Read and write.
R: Read only.
W: Write only.
—: Nothing is assigned.

*2

- Reserved bit
Reserved bit. Set to specified value.

*3

- Nothing is assigned.
Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.
- Do not set to a value.
Operation is not guaranteed when a value is set.
- Function varies according to the operating mode.
The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment Bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connect
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

Table of Contents

SFR Page Reference	B - 1
1. Overview	1
1.1 Features	1
1.1.1 Applications	1
1.1.2 Differences between Groups	2
1.1.3 Specifications	4
1.2 Product Lists	7
1.3 Block Diagrams	11
1.4 Pin Assignments	15
1.5 Pin Functions	23
2. Central Processing Unit (CPU)	25
2.1 Data Registers (R0, R1, R2, and R3)	26
2.2 Address Registers (A0 and A1)	26
2.3 Frame Base Register (FB)	26
2.4 Interrupt Table Register (INTB)	26
2.5 Program Counter (PC)	26
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	26
2.7 Static Base Register (SB)	26
2.8 Flag Register (FLG)	26
2.8.1 Carry Flag (C)	26
2.8.2 Debug Flag (D)	26
2.8.3 Zero Flag (Z)	26
2.8.4 Sign Flag (S)	26
2.8.5 Register Bank Select Flag (B)	26
2.8.6 Overflow Flag (O)	26
2.8.7 Interrupt Enable Flag (I)	27
2.8.8 Stack Pointer Select Flag (U)	27
2.8.9 Processor Interrupt Priority Level (IPL)	27
2.8.10 Reserved Bit	27
3. Memory	28
4. Special Function Registers (SFRs)	29
5. Resets	45
5.1 Registers	48
5.1.1 Processor Mode Register 0 (PM0)	48
5.1.2 Reset Source Determination Register (RSTFR)	48
5.1.3 Option Function Select Register (OFS)	49
5.1.4 Option Function Select Register 2 (OFS2)	50
5.2 Hardware Reset	51
5.2.1 When Power Supply is Stable	51
5.2.2 Power On	51
5.3 Power-On Reset Function	53
5.4 Voltage Monitor 0 Reset	54
5.5 Watchdog Timer Reset	55
5.6 Software Reset	55

5.7	Cold Start-Up/Warm Start-Up Determination Function	56
5.8	Reset Source Determination Function	56
6.	Voltage Detection Circuit	57
6.1	Introduction	57
6.2	Registers	61
6.2.1	Voltage Monitor Circuit Control Register (CMPA)	61
6.2.2	Voltage Monitor Circuit Edge Select Register (VCAC)	62
6.2.3	Voltage Detect Register 1 (VCA1)	62
6.2.4	Voltage Detect Register 2 (VCA2)	63
6.2.5	Voltage Detection 1 Level Select Register (VD1LS)	64
6.2.6	Voltage Monitor 0 Circuit Control Register (VW0C)	65
6.2.7	Voltage Monitor 1 Circuit Control Register (VW1C)	66
6.2.8	Voltage Monitor 2 Circuit Control Register (VW2C)	67
6.2.9	Option Function Select Register (OFS)	68
6.3	VCC Input Voltage	69
6.3.1	Monitoring Vdet0	69
6.3.2	Monitoring Vdet1	69
6.3.3	Monitoring Vdet2	69
6.4	Voltage Monitor 0 Reset	70
6.5	Voltage Monitor 1 Interrupt	71
6.6	Voltage Monitor 2 Interrupt	73
7.	I/O Ports	75
7.1	Introduction	75
7.2	I/O Port Functions	77
7.3	Effect on Peripheral Functions	77
7.4	Pins Other than I/O Ports	77
7.5	Registers	83
7.5.1	Port Pi Direction Register (PDi) (i = 0 to 7, 10 to 13)	83
7.5.2	Port Pi Register (Pi) (i = 0 to 7, 10 to 13)	84
7.5.3	Timer RA Pin Select Register (TRASR)	85
7.5.4	Timer RB/RC Pin Select Register (TRBRCR)	86
7.5.5	Timer RC Pin Select Register 0 (TRCPSR0)	87
7.5.6	Timer RC Pin Select Register 1 (TRCPSR1)	88
7.5.7	Timer RD Pin Select Register 0 (TRDPSR0)	89
7.5.8	Timer RD Pin Select Register 1 (TRDPSR1)	90
7.5.9	Timer RG Pin Select Register (TRGPSR)	91
7.5.10	UART0 Pin Select Register (U0SR)	91
7.5.11	UART1 Pin Select Register (U1SR)	92
7.5.12	UART2 Pin Select Register 0 (U2SR0)	93
7.5.13	UART2 Pin Select Register 1 (U2SR1)	94
7.5.14	SSU/IIC Pin Select Register (SSUIICR)	95
7.5.15	Key Input Pin Select Register (KISR)	96
7.5.16	INT Interrupt Input Pin Select Register (INTSR)	97
7.5.17	I/O Function Pin Select Register (PINSR)	98
7.5.18	Port Pi Pull-Up Control Register (PiPUR) (i = 0 to 7, 10 to 13)	99
7.5.19	Port P10 Drive Capacity Control Register (P10DRR)	100
7.5.20	Port P11 Drive Capacity Control Register (P11DRR)	100

7.5.21	Input Threshold Control Register 0 (VLT0)	101
7.5.22	Input Threshold Control Register 1 (VLT1)	102
7.5.23	Input Threshold Control Register 2 (VLT2)	103
7.6	Port Settings	104
7.7	Unassigned Pin Handling	122
8.	Bus	123
9.	Clock Generation Circuit	124
9.1	Introduction	124
9.2	Registers	127
9.2.1	System Clock Control Register 0 (CM0)	127
9.2.2	System Clock Control Register 1 (CM1)	128
9.2.3	System Clock Control Register 3 (CM3)	129
9.2.4	Oscillation Stop Detection Register (OCD)	130
9.2.5	High-Speed On-Chip Oscillator Control Register 7 (FRA7)	131
9.2.6	High-Speed On-Chip Oscillator Control Register 0 (FRA0)	132
9.2.7	High-Speed On-Chip Oscillator Control Register 1 (FRA1)	132
9.2.8	High-Speed On-Chip Oscillator Control Register 2 (FRA2)	133
9.2.9	High-Speed On-Chip Oscillator Control Register 4 (FRA4)	134
9.2.10	High-Speed On-Chip Oscillator Control Register 5 (FRA5)	134
9.2.11	High-Speed On-Chip Oscillator Control Register 6 (FRA6)	135
9.2.12	High-Speed On-Chip Oscillator Control Register 3 (FRA3)	135
9.3	XIN Clock	136
9.4	On-Chip Oscillator Clock	137
9.4.1	Low-Speed On-Chip Oscillator Clock	137
9.4.2	High-Speed On-Chip Oscillator Clock	137
9.5	XCIN Clock	138
9.6	CPU Clock and Peripheral Function Clock	139
9.6.1	System Clock	139
9.6.2	CPU Clock	139
9.6.3	Peripheral Function Clock (f1, f2, f4, f8, and f32)	139
9.6.4	fOCO	139
9.6.5	fOCO40M	139
9.6.6	fOCO-F	139
9.6.7	fOCO-S	140
9.6.8	fOCO128	140
9.6.9	fC-LCD	140
9.6.10	fC, fC2, fC4, and fC32	140
9.6.11	fOCO-WDT	140
9.7	Oscillation Stop Detection Function	141
9.7.1	How to Use Oscillation Stop Detection Function	141
9.8	Notes on Clock Generation Circuit	143
9.8.1	Oscillation Stop Detection Function	143
9.8.2	Oscillation Circuit Constants	143
9.8.3	XCIN Clock	143
9.8.4	Notes on Using Pins P12_0 and P12_1	143

10.	Power Control	144
10.1	Introduction	144
10.2	Registers	146
10.2.1	System Clock Control Register 0 (CM0)	146
10.2.2	System Clock Control Register 1 (CM1)	147
10.2.3	System Clock Control Register 3 (CM3)	148
10.2.4	Oscillation Stop Detection Register (OCD)	149
10.2.5	High-Speed On-Chip Oscillator Control Register 0 (FRA0)	150
10.2.6	Voltage Detect Register 2 (VCA2)	151
10.2.7	Power-Off Mode Control Register 0 (POMCR0)	152
10.3	Standard Operating Mode	153
10.3.1	High-Speed Clock Mode	154
10.3.2	Low-Speed Clock Mode	154
10.3.3	High-Speed On-Chip Oscillator Mode	154
10.3.4	Low-Speed On-Chip Oscillator Mode	154
10.4	Wait Mode	155
10.4.1	Peripheral Function Clock Stop Function	155
10.4.2	Entering Wait Mode	155
10.4.3	Reducing Internal Power Using VCA20 Bit	155
10.4.4	Pin Status in Wait Mode	155
10.4.5	Exiting Wait Mode	156
10.4.6	Exiting Wait Mode after CM30 Bit in CM3 Register is Set to 1 (MCU Enters Wait Mode)	157
10.4.7	Exiting Wait Mode after WAIT Instruction is Executed	158
10.5	Stop Mode	159
10.5.1	Entering Stop Mode	159
10.5.2	Pin Status in Stop Mode	159
10.5.3	Exiting Stop Mode	160
10.6	Power-Off Mode	161
10.6.1	Pin Handling in Power-Off Mode	161
10.6.2	Entering Power-Off Mode	161
10.6.3	Pin Status in Power-Off Mode	162
10.6.4	Exiting Power-Off Mode	162
10.7	Reducing Power Consumption	163
10.7.1	Voltage Detection Circuit	163
10.7.2	Ports	163
10.7.3	Clocks	163
10.7.4	Wait Mode, Stop Mode, and Power-Off Mode	163
10.7.5	Stopping Peripheral Function Clocks	163
10.7.6	Timers	163
10.7.7	A/D Converter	164
10.7.8	Clock Synchronous Serial Interface	164
10.7.9	Reducing Internal Power Consumption Using VCA20 Bit	164
10.7.10	Stopping Flash Memory	166
10.7.11	Low-Current-Consumption Read Mode	167
10.8	Notes on Power Control	168
10.8.1	Stop Mode	168
10.8.2	Wait Mode	168
10.8.3	Reducing Internal Power Using VCA20 Bit	169
10.8.4	Power-Off Mode	169

11.	Protection	170
11.1	Register	170
11.1.1	Protect Register (PRCR)	170
12.	Interrupts	171
12.1	Introduction	171
12.1.1	Types of Interrupts	171
12.1.2	Software Interrupts	172
12.1.3	Special Interrupts	173
12.1.4	Peripheral Function Interrupts	173
12.1.5	Interrupts and Interrupt Vectors	174
12.2	Registers	176
12.2.1	Interrupt Control Register (TREIC, S2TIC, S2RIC, KUPIC, ADIC, S0TIC, S0RIC, S1TIC, S1RIC, TRAIC, TRBIC, U2BCNIC, VCMP1IC, VCMP2IC)	176
12.2.2	Interrupt Control Register (FMRDYIC, TRCIC, TRD0IC, TRD1IC, SSUIC/ICIC, TRGIC)	177
12.2.3	INT _i Interrupt Control Register (INT _i IC) (i = 0 to 7)	178
12.3	Interrupt Control	179
12.3.1	I Flag	179
12.3.2	IR Bit	179
12.3.3	Bits ILVL2 to ILVL0, IPL	179
12.3.4	Interrupt Sequence	180
12.3.5	Interrupt Response Time	181
12.3.6	IPL Change when Interrupt Request is Acknowledged	181
12.3.7	Saving Registers	182
12.3.8	Returning from Interrupt Routine	184
12.3.9	Interrupt Priority	184
12.3.10	Interrupt Priority Level Selection Circuit	185
12.4	$\overline{\text{INT}}$ Interrupt	186
12.4.1	$\overline{\text{INT}}_i$ Interrupt (i = 0 to 7)	186
12.4.2	INT Interrupt Input Pin Select Register (INTSR)	187
12.4.3	External Input Enable Register 0 (INTEN)	188
12.4.4	External Input Enable Register 1 (INTEN1)	189
12.4.5	INT Input Filter Select Register 0 (INTF)	190
12.4.6	INT Input Filter Select Register 1 (INTF1)	190
12.4.7	$\overline{\text{INT}}_i$ Input Filter (i = 0 to 7)	191
12.5	Key Input Interrupt	192
12.5.1	Key Input Pin Select Register (KISR)	194
12.5.2	Key Input Enable Register 0 (KIEN)	195
12.5.3	Key Input Enable Register 1 (KIEN1)	196
12.6	Address Match Interrupt	197
12.6.1	Address Match Interrupt Enable Register i (AIER _i) (i = 0 or 1)	198
12.6.2	Address Match Interrupt Register i (RMAD _i) (i = 0 or 1)	198
12.7	Interrupts of Timer RC, Timer RD, Timer RG, Synchronous Serial Communication Unit, I ² C bus Interface, and Flash Memory (Interrupts with Multiple Interrupt Request Sources)	199
12.8	Notes on Interrupts	201
12.8.1	Reading Address 00000h	201
12.8.2	SP Setting	201
12.8.3	External Interrupt, Key Input Interrupt	201

12.8.4	Changing Interrupt Sources	202
12.8.5	Rewriting Interrupt Control Register	203
13.	ID Code Areas	204
13.1	Introduction	204
13.2	Functions	205
13.3	Forced Erase Function	206
13.4	Standard Serial I/O Mode Disabled Function	206
13.5	Notes on ID Code Areas	207
13.5.1	Setting Example of ID Code Areas	207
14.	Option Function Select Area	208
14.1	Introduction	208
14.2	Registers	209
14.2.1	Option Function Select Register (OFS)	209
14.2.2	Option Function Select Register 2 (OFS2)	210
14.3	Notes on Option Function Select Area	211
14.3.1	Setting Example of Option Function Select Area	211
15.	Watchdog Timer	212
15.1	Introduction	212
15.2	Registers	214
15.2.1	Processor Mode Register 1 (PM1)	214
15.2.2	Watchdog Timer Reset Register (WDTR)	214
15.2.3	Watchdog Timer Start Register (WDTS)	214
15.2.4	Watchdog Timer Control Register (WDTC)	215
15.2.5	Count Source Protection Mode Register (CSPR)	215
15.2.6	Option Function Select Register (OFS)	216
15.2.7	Option Function Select Register 2 (OFS2)	217
15.3	Functional Description	218
15.3.1	Common Items for Multiple Modes	218
15.3.2	Count Source Protection Mode Disabled	219
15.3.3	Count Source Protection Mode Enabled	220
16.	DTC	221
16.1	Overview	221
16.2	Registers	222
16.2.1	DTC Control Register j (DTCCRj) (j = 0 to 23)	223
16.2.2	DTC Block Size Register j (DTBLSj) (j = 0 to 23)	223
16.2.3	DTC Transfer Count Register j (DTCCTj) (j = 0 to 23)	224
16.2.4	DTC Transfer Count Reload Register j (DTRLdj) (j = 0 to 23)	224
16.2.5	DTC Source Address Register j (DTSARj) (j = 0 to 23)	224
16.2.6	DTC Destination Address Register j (DTDARj) (j = 0 to 23)	224
16.2.7	DTC Activation Enable Register i (DTCENi) (i = 0 to 6)	225
16.2.8	DTC Activation Control Register (DTCTL)	226
16.3	Function Description	227
16.3.1	Overview	227
16.3.2	Activation Sources	227
16.3.3	Control Data Allocation and DTC Vector Table	229

16.3.4	Normal Mode	234
16.3.5	Repeat Mode	235
16.3.6	Chain Transfers	236
16.3.7	Interrupt Sources	236
16.3.8	Operation Timings	237
16.3.9	Number of DTC Execution Cycles	238
16.3.10	DTC Activation Source Acknowledgement and Interrupt Source Flags	239
16.4	Notes on DTC	240
16.4.1	DTC activation source	240
16.4.2	DTCENi (i = 0 to 6) Registers	240
16.4.3	Peripheral Modules	240
16.4.4	Interrupt Request	240
17.	Timers	241
18.	Timer RA	243
18.1	Introduction	243
18.2	Registers	244
18.2.1	Timer RA Control Register (TRACR)	244
18.2.2	Timer RA I/O Control Register (TRAIOC)	244
18.2.3	Timer RA Mode Register (TRAMR)	245
18.2.4	Timer RA Prescaler Register (TRAPRE)	245
18.2.5	Timer RA Register (TRA)	246
18.2.6	Timer RA Pin Select Register (TRASR)	246
18.3	Timer Mode	247
18.3.1	Timer RA I/O Control Register (TRAIOC) in Timer Mode	247
18.3.2	Timer Write Control during Count Operation	248
18.4	Pulse Output Mode	249
18.4.1	Timer RA I/O Control Register (TRAIOC) in Pulse Output Mode	250
18.5	Event Counter Mode	251
18.5.1	Timer RA I/O Control Register (TRAIOC) in Event Counter Mode	252
18.6	Pulse Width Measurement Mode	253
18.6.1	Timer RA I/O Control Register (TRAIOC) in Pulse Width Measurement Mode	254
18.6.2	Operating Example	255
18.7	Pulse Period Measurement Mode	256
18.7.1	Timer RA I/O Control Register (TRAIOC) in Pulse Period Measurement Mode	257
18.7.2	Operating Example	258
18.8	Notes on Timer RA	259
19.	Timer RB	260
19.1	Introduction	260
19.2	Registers	261
19.2.1	Timer RB Control Register (TRBCR)	261
19.2.2	Timer RB One-Shot Control Register (TRBOCR)	261
19.2.3	Timer RB I/O Control Register (TRBIOC)	262
19.2.4	Timer RB Mode Register (TRBMR)	262
19.2.5	Timer RB Prescaler Register (TRBPRES)	263
19.2.6	Timer RB Secondary Register (TRBSC)	263
19.2.7	Timer RB Primary Register (TRBPR)	264

19.2.8	Timer RB/RC Pin Select Register (TRBRC SR)	264
19.3	Timer Mode	265
19.3.1	Timer RB I/O Control Register (TRBIOC) in Timer Mode	265
19.3.2	Timer Write Control during Count Operation	266
19.4	Programmable Waveform Generation Mode	268
19.4.1	Timer RB I/O Control Register (TRBIOC) in Programmable Waveform Generation Mode	269
19.4.2	Operating Example	270
19.5	Programmable One-shot Generation Mode	271
19.5.1	Timer RB I/O Control Register (TRBIOC) in Programmable One-Shot Generation Mode	272
19.5.2	Operating Example	273
19.5.3	One-Shot Trigger Selection	274
19.6	Programmable Wait One-Shot Generation Mode	275
19.6.1	Timer RB I/O Control Register (TRBIOC) in Programmable Wait One-Shot Generation Mode ...	276
19.6.2	Operating Example	277
19.7	Notes on Timer RB	278
19.7.1	Timer Mode	278
19.7.2	Programmable Waveform Generation Mode	278
19.7.3	Programmable One-Shot Generation Mode	279
19.7.4	Programmable Wait One-shot Generation Mode	279
20.	Timer RC	280
20.1	Introduction	280
20.2	Registers	282
20.2.1	Module Standby Control Register (MSTCR)	283
20.2.2	Timer RC Mode Register (TRCMR)	284
20.2.3	Timer RC Control Register 1 (TRCCR1)	285
20.2.4	Timer RC Interrupt Enable Register (TRCIER)	285
20.2.5	Timer RC Status Register (TRCSR)	286
20.2.6	Timer RC I/O Control Register 0 (TRCIOR0)	287
20.2.7	Timer RC I/O Control Register 1 (TRCIOR1)	287
20.2.8	Timer RC Counter (TRC)	288
20.2.9	Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, TRCGRD)	288
20.2.10	Timer RC Control Register 2 (TRCCR2)	289
20.2.11	Timer RC Digital Filter Function Select Register (TRCDF)	290
20.2.12	Timer RC Output Master Enable Register (TRCOER)	291
20.2.13	Timer RC Trigger Control Register (TRCADCR)	291
20.2.14	Timer RB/RC Pin Select Register (TRBRC SR)	292
20.2.15	Timer RC Pin Select Register 0 (TRCPSR0)	293
20.2.16	Timer RC Pin Select Register 1 (TRCPSR1)	294
20.3	Common Items for Multiple Modes	295
20.3.1	Count Source	295
20.3.2	Buffer Operation	296
20.3.3	Digital Filter	298
20.3.4	Forced Cutoff of Pulse Output	299
20.4	Timer Mode (Input Capture Function)	301
20.4.1	Timer RC I/O Control Register 0 (TRCIOR0) in Timer Mode (Input Capture Function)	303
20.4.2	Timer RC I/O Control Register 1 (TRCIOR1) in Timer Mode (Input Capture Function)	304
20.4.3	Operating Example	305
20.5	Timer Mode (Output Compare Function)	306

20.5.1	Timer RC Control Register 1 (TRCCR1) in Timer Mode (Output Compare Function)	308
20.5.2	Timer RC I/O Control Register 0 (TRCIOR0) in Timer Mode (Output Compare Function)	309
20.5.3	Timer RC I/O Control Register 1 (TRCIOR1) in Timer Mode (Output Compare Function)	310
20.5.4	Timer RC Control Register 2 (TRCCR2) in Timer Mode (Output Compare Function)	311
20.5.5	Operating Example	312
20.5.6	Changing Output Pins in Registers TRCGRC and TRCGRD	313
20.6	PWM Mode	315
20.6.1	Timer RC Control Register 1 (TRCCR1) in PWM Mode	317
20.6.2	Timer RC Control Register 2 (TRCCR2) in PWM Mode	318
20.6.3	Operating Example	319
20.7	PWM2 Mode	321
20.7.1	Timer RC Control Register 1 (TRCCR1) in PWM2 Mode	323
20.7.2	Timer RC Control Register 2 (TRCCR2) in PWM2 Mode	324
20.7.3	Timer RC Digital Filter Function Select Register (TRCDF) in PWM2 Mode	325
20.7.4	Operating Example	326
20.8	Timer RC Interrupt	329
20.9	Notes on Timer RC	330
20.9.1	TRC Register	330
20.9.2	TRCSR Register	330
20.9.3	TRCCR1 Register	330
20.9.4	Count Source Switching	330
20.9.5	Input Capture Function	331
20.9.6	TRCMR Register in PWM2 Mode	331
21.	Timer RD	332
21.1	Introduction	332
21.2	Common Items for Multiple Modes	334
21.2.1	Count Sources	334
21.2.2	Buffer Operation	335
21.2.3	Synchronous Operation	337
21.2.4	Pulse Output Forced Cutoff	338
21.3	Input Capture Function	340
21.3.1	Module Standby Control Register (MSTCR)	342
21.3.2	Timer RD Control Expansion Register (TRDECR)	342
21.3.3	Timer RD Start Register (TRDSTR) for Input Capture Function	343
21.3.4	Timer RD Mode Register (TRDMR) for Input Capture Function	343
21.3.5	Timer RD PWM Mode Register (TRDPMR) for Input Capture Function	344
21.3.6	Timer RD Function Control Register (TRDFCR) for Input Capture Function	344
21.3.7	Timer RD Digital Filter Function Select Register i (TRDDFi) (i = 0 or 1) for Input Capture Function	345
21.3.8	Timer RD Control Register i (TRDCRi) (i = 0 or 1) for Input Capture Function	346
21.3.9	Timer RD I/O Control Register Ai (TRDIORAi) (i = 0 or 1) for Input Capture Function	347
21.3.10	Timer RD I/O Control Register Ci (TRDIORCi) (i = 0 or 1) for Input Capture Function	348
21.3.11	Timer RD Status Register i (TRDSRi) (i = 0 or 1) for Input Capture Function	349
21.3.12	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) for Input Capture Function	350
21.3.13	Timer RD Counter i (TRDi) (i = 0 or 1) for Input Capture Function	350
21.3.14	Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) for Input Capture Function	351
21.3.15	Timer RD Pin Select Register 0 (TRDPSR0)	352

21.3.16	Timer RD Pin Select Register 1 (TRDPSR1)	353
21.3.17	Operating Example	354
21.3.18	Digital Filter	355
21.4	Output Compare Function	356
21.4.1	Module Standby Control Register (MSTCR)	358
21.4.2	Timer RD Control Expansion Register (TRDECR)	359
21.4.3	Timer RD Trigger Control Register (TRDADCR)	359
21.4.4	Timer RD Start Register (TRDSTR) for Output Compare Function	360
21.4.5	Timer RD Mode Register (TRDMR) for Output Compare Function	361
21.4.6	Timer RD PWM Mode Register (TRDPMR) for Output Compare Function	361
21.4.7	Timer RD Function Control Register (TRDFCR) for Output Compare Function	362
21.4.8	Timer RD Output Master Enable Register 1 (TRDOER1) for Output Compare Function	363
21.4.9	Timer RD Output Master Enable Register 2 (TRDOER2) for Output Compare Function	363
21.4.10	Timer RD Output Control Register (TRDOCR) for Output Compare Function	364
21.4.11	Timer RD Control Register i (TRDCRi) (i = 0 or 1) for Output Compare Function	365
21.4.12	Timer RD I/O Control Register Ai (TRDIORAi) (i = 0 or 1) for Output Compare Function	366
21.4.13	Timer RD I/O Control Register Ci (TRDIORCi) (i = 0 or 1) for Output Compare Function	367
21.4.14	Timer RD Status Register i (TRDSRi) (i = 0 or 1) for Output Compare Function	368
21.4.15	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) for Output Compare Function	369
21.4.16	Timer RD Counter i (TRDi) (i = 0 or 1) for Output Compare Function	369
21.4.17	Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) for Output Compare Function	370
21.4.18	Timer RD Pin Select Register 0 (TRDPSR0)	371
21.4.19	Timer RD Pin Select Register 1 (TRDPSR1)	372
21.4.20	Operating Example	373
21.4.21	Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi	374
21.4.22	A/D Trigger Generation	376
21.5	PWM Mode	377
21.5.1	Module Standby Control Register (MSTCR)	379
21.5.2	Timer RD Control Expansion Register (TRDECR)	380
21.5.3	Timer RD Trigger Control Register (TRDADCR)	380
21.5.4	Timer RD Start Register (TRDSTR) in PWM Mode	381
21.5.5	Timer RD Mode Register (TRDMR) in PWM Mode	381
21.5.6	Timer RD PWM Mode Register (TRDPMR) in PWM Mode	382
21.5.7	Timer RD Function Control Register (TRDFCR) in PWM Mode	382
21.5.8	Timer RD Output Master Enable Register 1 (TRDOER1) in PWM Mode	383
21.5.9	Timer RD Output Master Enable Register 2 (TRDOER2) in PWM Mode	383
21.5.10	Timer RD Output Control Register (TRDOCR) in PWM Mode	384
21.5.11	Timer RD Control Register i (TRDCRi) (i = 0 or 1) in PWM Mode	384
21.5.12	Timer RD Status Register i (TRDSRi) (i = 0 or 1) in PWM Mode	385
21.5.13	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in PWM Mode	386
21.5.14	Timer RD PWM Mode Output Level Control Register i (TRDPOCRi) (i = 0 or 1) in PWM Mode	386
21.5.15	Timer RD Counter i (TRDi) (i = 0 or 1) in PWM Mode	387
21.5.16	Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) in PWM Mode	388
21.5.17	Timer RD Pin Select Register 0 (TRDPSR0)	389
21.5.18	Timer RD Pin Select Register 1 (TRDPSR1)	390
21.5.19	Operating Example	391

21.5.20	A/D Trigger Generation	393
21.6	Reset Synchronous PWM Mode	394
21.6.1	Module Standby Control Register (MSTCR)	396
21.6.2	Timer RD Control Expansion Register (TRDECR)	397
21.6.3	Timer RD Trigger Control Register (TRDADCR)	397
21.6.4	Timer RD Start Register (TRDSTR) in Reset Synchronous PWM Mode	398
21.6.5	Timer RD Mode Register (TRDMR) in Reset Synchronous PWM Mode	398
21.6.6	Timer RD Function Control Register (TRDFCR) in Reset Synchronous PWM Mode	399
21.6.7	Timer RD Output Master Enable Register 1 (TRDOER1) in Reset Synchronous PWM Mode	400
21.6.8	Timer RD Output Master Enable Register 2 (TRDOER2) in Reset Synchronous PWM Mode	400
21.6.9	Timer RD Control Register 0 (TRDCR0) in Reset Synchronous PWM Mode	401
21.6.10	Timer RD Status Register i (TRDSRi) (i = 0 or 1) in Reset Synchronous PWM Mode	402
21.6.11	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in Reset Synchronous PWM Mode	403
21.6.12	Timer RD Counter 0 (TRD0) in Reset Synchronous PWM Mode	403
21.6.13	Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) in Reset Synchronous PWM Mode	404
21.6.14	Timer RD Pin Select Register 0 (TRDPSR0)	405
21.6.15	Timer RD Pin Select Register 1 (TRDPSR1)	406
21.6.16	Operating Example	407
21.6.17	A/D Trigger Generation	408
21.7	Complementary PWM Mode	409
21.7.1	Module Standby Control Register (MSTCR)	411
21.7.2	Timer RD Control Expansion Register (TRDECR)	411
21.7.3	Timer RD Trigger Control Register (TRDADCR) in Complementary PWM Mode	412
21.7.4	Timer RD Start Register (TRDSTR) in Complementary PWM Mode	413
21.7.5	Timer RD Mode Register (TRDMR) in Complementary PWM Mode	413
21.7.6	Timer RD Function Control Register (TRDFCR) in Complementary PWM Mode	414
21.7.7	Timer RD Output Master Enable Register 1 (TRDOER1) in Complementary PWM Mode	415
21.7.8	Timer RD Output Master Enable Register 2 (TRDOER2) in Complementary PWM Mode	415
21.7.9	Timer RD Control Register i (TRDCRi) (i = 0 or 1) in Complementary PWM Mode	416
21.7.10	Timer RD Status Register i (TRDSRi) (i = 0 or 1) in Complementary PWM Mode	417
21.7.11	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in Complementary PWM Mode	418
21.7.12	Timer RD Counter 0 (TRD0) in Complementary PWM Mode	418
21.7.13	Timer RD Counter 1 (TRD1) in Complementary PWM Mode	419
21.7.14	Timer RD General Registers Ai, Bi, C1, and Di (TRDGRAi, TRDGRBi, TRDGRC1, TRDGRDi) (i = 0 or 1) in Complementary PWM Mode	419
21.7.15	Timer RD Pin Select Register 0 (TRDPSR0)	421
21.7.16	Timer RD Pin Select Register 1 (TRDPSR1)	422
21.7.17	Operating Example	423
21.7.18	Transfer Timing from Buffer Register	425
21.7.19	A/D Trigger Generation	425
21.8	PWM3 Mode	426
21.8.1	Module Standby Control Register (MSTCR)	428
21.8.2	Timer RD Control Expansion Register (TRDECR)	428
21.8.3	Timer RD Trigger Control Register (TRDADCR)	429
21.8.4	Timer RD Start Register (TRDSTR) in PWM3 Mode	430
21.8.5	Timer RD Mode Register (TRDMR) in PWM3 Mode	430
21.8.6	Timer RD Function Control Register (TRDFCR) in PWM3 Mode	431
21.8.7	Timer RD Output Master Enable Register 1 (TRDOER1) in PWM3 Mode	432

21.8.8	Timer RD Output Master Enable Register 2 (TRDOER2) in PWM3 Mode	432
21.8.9	Timer RD Output Control Register (TRDOCR) in PWM3 Mode	433
21.8.10	Timer RD Control Register 0 (TRDCR0) in PWM3 Mode	434
21.8.11	Timer RD Status Register i (TRDSRi) (i = 0 or 1) in PWM3 Mode	435
21.8.12	Timer RD Interrupt Enable Register i (TRDIERi) (i = 0 or 1) in PWM3 Mode	436
21.8.13	Timer RD Counter 0 (TRD0) in PWM3 Mode	436
21.8.14	Timer RD General Registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) in PWM3 Mode	437
21.8.15	Timer RD Pin Select Register 0 (TRDPSR0)	439
21.8.16	Timer RD Pin Select Register 1 (TRDPSR1)	440
21.8.17	Operating Example	441
21.8.18	A/D Trigger Generation	442
21.9	Timer RD Interrupt	443
21.10	Notes on Timer RD	445
21.10.1	TRDSTR Register	445
21.10.2	TRDi Register (i = 0 or 1)	445
21.10.3	TRDSRi Register (i = 0 or 1)	445
21.10.4	TRDCRi Register (i = 0 or 1)	446
21.10.5	Count Source Switching	446
21.10.6	Input Capture Function	446
21.10.7	Reset Synchronous PWM Mode	446
21.10.8	Complementary PWM Mode	447
21.10.9	Count Source fOCO40M	450
22.	Timer RE	451
22.1	Introduction	451
22.2	Real-Time Clock Mode	452
22.2.1	Timer RE Second Data Register (TRESEC) in Real-Time Clock Mode	454
22.2.2	Timer RE Minute Data Register (TREMIn) in Real-Time Clock Mode	454
22.2.3	Timer RE Hour Data Register (TREHR) in Real-Time Clock Mode	455
22.2.4	Timer RE Day of Week Data Register (TREWk) in Real-Time Clock Mode	455
22.2.5	Timer RE Control Register 1 (TRECRL) in Real-Time Clock Mode	456
22.2.6	Timer RE Control Register 2 (TRECRL2) in Real-Time Clock Mode	457
22.2.7	Timer RE Count Source Select Register (TRECRLS) in Real-Time Clock Mode	458
22.2.8	Operating Example	459
22.3	Output Compare Mode	460
22.3.1	Timer RE Counter Data Register (TRESEC) in Output Compare Mode	461
22.3.2	Timer RE Compare Data Register (TREMIn) in Output Compare Mode	461
22.3.3	Timer RE Control Register 1 (TRECRL) in Output Compare Mode	462
22.3.4	Timer RE Control Register 2 (TRECRL2) in Output Compare Mode	462
22.3.5	Timer RE Count Source Select Register (TRECRLS) in Output Compare Mode	463
22.3.6	Operating Example	464
22.4	Notes on Timer RE	465
22.4.1	Reset	465
22.4.2	Starting and Stopping Count	465
22.4.3	Register Setting	465
22.4.4	Time Reading Procedure in Real-Time Clock Mode	467

23.	Timer RG	468
23.1	Introduction	468
23.2	Registers	470
23.2.1	Timer RG Mode Register (TRGMR)	470
23.2.2	Timer RG Count Control Register (TRGCNTC)	471
23.2.3	Timer RG Control Register (TRGCR)	472
23.2.4	Timer RG Interrupt Enable Register (TRGIER)	473
23.2.5	Timer RG Status Register (TRGSR)	474
23.2.6	Timer RG I/O Control Register (TRGIOR)	475
23.2.7	Timer RG Counter (TRG)	476
23.2.8	Timer RG General Register A, B, C, D (TRGGRA, TRGGRB, TRGGRC, TRGGRD)	477
23.2.9	Timer RG Pin Select Register (TRGPSR)	478
23.3	Common Items for Multiple Modes	479
23.3.1	Count Sources	479
23.3.2	Buffer Operation	480
23.3.3	Digital Filter	482
23.4	Timer Mode (Input Capture Function)	483
23.4.1	Timer RG I/O Control Register (TRGIOR) in Timer Mode (Input Capture Function)	484
23.4.2	Procedure Example for Setting Input Capture Operation	485
23.4.3	Input Capture Signal Timing	485
23.4.4	Operating Example	486
23.5	Timer Mode (Output Compare Function)	487
23.5.1	Timer RG I/O Control Register (TRGIOR) in Timer Mode (Output Compare Function)	488
23.5.2	Procedure Example for Setting Waveform Output by Compare Match	489
23.5.3	Output-Compare Output Timing	489
23.5.4	Operating Example	490
23.6	PWM Mode	491
23.6.1	Procedure Example for Setting PWM Mode	492
23.6.2	Operating Example	492
23.7	Phase Counting Mode	495
23.7.1	Timer RG Control Register (TRGCR) in Phase Counting Mode	496
23.7.2	Procedure Example for Setting Phase Counting Mode	496
23.7.3	Operating Example	497
23.8	Timer RG Interrupt	499
23.9	Notes on Timer RG	500
23.9.1	Phase Difference, Overlap, and Pulse Width in Phase Counting Mode	500
23.9.2	Timer RG Counter (TRG)	500
23.9.3	Timer Mode	500
23.9.4	PWM Mode	500
24.	Serial Interface (UARTi (i = 0 or 1))	501
24.1	Introduction	501
24.2	Registers	503
24.2.1	UARTi Transmit/Receive Mode Register (UiMR) (i = 0 or 1)	503
24.2.2	UARTi Bit Rate Register (UiBRG) (i = 0 or 1)	503
24.2.3	UARTi Transmit Buffer Register (UiTB) (i = 0 or 1)	504
24.2.4	UARTi Transmit/Receive Control Register 0 (UiC0) (i = 0 or 1)	505
24.2.5	UARTi Transmit/Receive Control Register 1 (UiC1) (i = 0 or 1)	505
24.2.6	UARTi Receive Buffer Register (UiRB) (i = 0 or 1)	506

24.2.7	UART0 Pin Select Register (U0SR)	507
24.2.8	UART1 Pin Select Register (U1SR)	508
24.3	Clock Synchronous Serial I/O Mode	509
24.3.1	Measure for Dealing with Communication Errors	513
24.3.2	Polarity Select Function	513
24.3.3	LSB First/MSB First Select Function	514
24.3.4	Continuous Receive Mode	514
24.4	Clock Asynchronous Serial I/O (UART) Mode	515
24.4.1	Bit Rate	520
24.4.2	Measure for Dealing with Communication Errors	521
24.5	Notes on Serial Interface (UART _i (i = 0 or 1))	522
25.	Serial Interface (UART2)	523
25.1	Introduction	523
25.2	Registers	525
25.2.1	UART2 Transmit/Receive Mode Register (U2MR)	525
25.2.2	UART2 Bit Rate Register (U2BRG)	525
25.2.3	UART2 Transmit Buffer Register (U2TB)	526
25.2.4	UART2 Transmit/Receive Control Register 0 (U2C0)	527
25.2.5	UART2 Transmit/Receive Control Register 1 (U2C1)	528
25.2.6	UART2 Receive Buffer Register (U2RB)	529
25.2.7	UART2 Digital Filter Function Select Register (URXDF)	530
25.2.8	UART2 Special Mode Register 5 (U2SMR5)	530
25.2.9	UART2 Special Mode Register 4 (U2SMR4)	531
25.2.10	UART2 Special Mode Register 3 (U2SMR3)	531
25.2.11	UART2 Special Mode Register 2 (U2SMR2)	532
25.2.12	UART2 Special Mode Register (U2SMR)	532
25.2.13	UART2 Pin Select Register 0 (U2SR0)	533
25.2.14	UART2 Pin Select Register 1 (U2SR1)	534
25.3	Clock Synchronous Serial I/O Mode	535
25.3.1	Measure for Dealing with Communication Errors	539
25.3.2	CLK Polarity Select Function	539
25.3.3	LSB First/MSB First Select Function	540
25.3.4	Continuous Receive Mode	540
25.3.5	Serial Data Logic Switching Function	541
25.3.6	$\overline{\text{CTS}}/\overline{\text{RTS}}$ Function	542
25.4	Clock Asynchronous Serial I/O (UART) Mode	543
25.4.1	Bit Rate	547
25.4.2	Measure for Dealing with Communication Errors	548
25.4.3	LSB First/MSB First Select Function	548
25.4.4	Serial Data Logic Switching Function	549
25.4.5	TXD and RXD I/O Polarity Inverse Function	549
25.4.6	$\overline{\text{CTS}}/\overline{\text{RTS}}$ Function	550
25.4.7	RXD2 Digital Filter Select Function	550
25.5	Special Mode 1 (I ² C Mode)	551
25.5.1	Detection of Start and Stop Conditions	557
25.5.2	Output of Start and Stop Conditions	558
25.5.3	Transfer Clock	559
25.5.4	SDA Output	559

25.5.5	SDA Input	559
25.5.6	ACK and NACK	559
25.5.7	Initialization of Transmission/Reception	560
25.6	Multiprocessor Communication Function	561
25.6.1	Multiprocessor Transmission	564
25.6.2	Multiprocessor Reception	565
25.6.3	RXD2 Digital Filter Select Function	567
25.7	Notes on Serial Interface (UART2)	568
25.7.1	Clock Synchronous Serial I/O Mode	568
25.7.2	Special Mode 1 (I ² C Mode)	569
25.7.3	U2BRG Register	569
26.	Clock Synchronous Serial Interface	570
26.1	Mode Selection	570
27.	Synchronous Serial Communication Unit (SSU)	571
27.1	Introduction	571
27.2	Registers	573
27.2.1	Module Standby Control Register (MSTCR)	573
27.2.2	SSU/IIC Pin Select Register (SSUIICSR)	574
27.2.3	SS Bit Counter Register (SSBR)	575
27.2.4	SS Transmit Data Register (SSTDR)	575
27.2.5	SS Receive Data Register (SSRDR)	576
27.2.6	SS Control Register H (SSCRH)	576
27.2.7	SS Control Register L (SSCRL)	577
27.2.8	SS Mode Register (SSMR)	578
27.2.9	SS Enable Register (SSER)	579
27.2.10	SS Status Register (SSSR)	580
27.2.11	SS Mode Register 2 (SSMR2)	581
27.3	Common Items for Multiple Modes	582
27.3.1	Transfer Clock	582
27.3.2	SS Shift Register (SSTRSR)	584
27.3.3	Interrupt Requests	585
27.3.4	Communication Modes and Pin Functions	586
27.4	Clock Synchronous Communication Mode	587
27.4.1	Initialization in Clock Synchronous Communication Mode	587
27.4.2	Data Transmission	588
27.4.3	Data Reception	590
27.5	Operation in 4-Wire Bus Communication Mode	594
27.5.1	Initialization in 4-Wire Bus Communication Mode	595
27.5.2	Data Transmission	596
27.5.3	Data Reception	598
27.5.4	$\overline{\text{SCS}}$ Pin Control and Arbitration	600
27.6	Notes on Synchronous Serial Communication Unit	601
28.	I ² C bus Interface	602
28.1	Introduction	602
28.2	Registers	605
28.2.1	Module Standby Control Register (MSTCR)	605

28.2.2	SSU/IIC Pin Select Register (SSUIICSR)	605
28.2.3	I/O Function Pin Select Register (PINSR)	606
28.2.4	IIC bus Transmit Data Register (ICDRT)	607
28.2.5	IIC bus Receive Data Register (ICDRR)	607
28.2.6	IIC bus Control Register 1 (ICCR1)	608
28.2.7	IIC bus Control Register 2 (ICCR2)	609
28.2.8	IIC bus Mode Register (ICMR)	610
28.2.9	IIC bus Interrupt Enable Register (ICIER)	611
28.2.10	IIC bus Status Register (ICSR)	612
28.2.11	Slave Address Register (SAR)	613
28.2.12	IIC bus Shift Register (ICDRS)	613
28.3	Common Items for Multiple Modes	614
28.3.1	Transfer Clock	614
28.3.2	SDA Pin Digital Delay Selection	616
28.3.3	Interrupt Requests	617
28.4	I ² C bus Interface Mode	618
28.4.1	I ² C bus Format	618
28.4.2	Master Transmit Operation	619
28.4.3	Master Receive Operation	621
28.4.4	Slave Transmit Operation	624
28.4.5	Slave Receive Operation	627
28.5	Clock Synchronous Serial Mode	629
28.5.1	Clock Synchronous Serial Format	629
28.5.2	Transmit Operation	630
28.5.3	Receive Operation	631
28.6	Register Setting Examples	632
28.7	Noise Canceller	636
28.8	Bit Synchronization Circuit	637
28.9	Notes on I ² C bus Interface	638
28.9.1	Master Receive Mode	638
28.9.2	The ICE Bit in the ICCR1 Register and the IICRST Bit in the ICCR2 Register	638
29.	Hardware LIN	639
29.1	Introduction	639
29.2	Input/Output Pins	640
29.3	Registers	640
29.3.1	LIN Control Register 2 (LINCR2)	640
29.3.2	LIN Control Register (LINCR)	641
29.3.3	LIN Status Register (LINST)	641
29.4	Functional Description	642
29.4.1	Master Mode	642
29.4.2	Slave Mode	645
29.4.3	Bus Collision Detection Function	649
29.4.4	Hardware LIN End Processing	650
29.5	Interrupt Requests	651
29.6	Notes on Hardware LIN	652
30.	A/D Converter	653
30.1	Introduction	653

30.2	Registers	655
30.2.1	On-Chip Reference Voltage Control Register (OCVREFCR)	655
30.2.2	A/D Register i (ADi) (i = 0 to 7)	656
30.2.3	A/D Mode Register (ADMOD)	657
30.2.4	A/D Input Select Register (ADINSEL)	658
30.2.5	A/D Control Register 0 (ADCON0)	659
30.2.6	A/D Control Register 1 (ADCON1)	660
30.3	Common Items for Multiple Modes	661
30.3.1	Input/Output Pins	661
30.3.2	A/D Conversion Cycles	661
30.3.3	A/D Conversion Start Conditions	663
30.3.4	A/D Conversion Result	665
30.3.5	Low-Current-Consumption Function	665
30.3.6	On-Chip Reference Voltage (OCVREF)	665
30.3.7	A/D Open-Circuit Detection Assist Function	666
30.4	One-Shot Mode	667
30.5	Repeat Mode 0	668
30.6	Repeat Mode 1	669
30.7	Single Sweep Mode	671
30.8	Repeat Sweep Mode	673
30.9	Output Impedance of Sensor under A/D Conversion	675
30.10	Notes on A/D Converter	676
31.	D/A Converter	677
31.1	Introduction	677
31.2	Registers	679
31.2.1	D/Ai Register (DAi) (i = 0 or 1)	679
31.2.2	D/A Control Register (DACON)	679
32.	Comparator B	680
32.1	Introduction	680
32.2	Registers	682
32.2.1	Comparator B Control Register 0 (INTCMP)	682
32.2.2	External Input Enable Register 0 (INTEN)	682
32.2.3	INT Input Filter Select Register 0 (INTF)	683
32.3	Functional Description	684
32.3.1	Comparator Bi Digital Filter (i = 1 or 3)	685
32.4	Comparator B1 and Comparator B3 Interrupts	686
33.	LCD Drive Control Circuit	687
33.1	Introduction	687
33.2	Registers	690
33.2.1	LCD Control Register (LCR0)	690
33.2.2	LCD Bias Control Register (LCR1)	691
33.2.3	LCD Display Control Register (LCR2)	692
33.2.4	LCD Clock Control Register (LCR3)	692
33.2.5	LCD Port Select Register 0 (LSE0)	693
33.2.6	LCD Port Select Register 1 (LSE1)	693
33.2.7	LCD Port Select Register 2 (LSE2)	694

33.2.8	LCD Port Select Register 3 (LSE3)	694
33.2.9	LCD Port Select Register 4 (LSE4)	695
33.2.10	LCD Port Select Register 5 (LSE5)	695
33.2.11	LCD Port Select Register 6 (LSE6)	696
33.2.12	LCD Port Select Register 7 (LSE7)	696
33.3	Data Registers	697
33.4	LCD Drive Control	699
33.4.1	Segment Output Pin Selection	700
33.4.2	LCD Clock Selection	700
33.4.3	LCD Data Display Control	700
33.4.4	Bias Control	700
33.4.5	LCD Data Display	701
33.4.6	Pin Status in Stop Mode	701
33.4.7	Pin Status in Power-Off Mode	702
33.5	LCD Drive Waveform	703
33.5.1	Segment Panel Control Waveform	703
33.5.2	Dot Matrix Panel Control Waveform	709
33.6	Notes on LCD Drive Control Circuit	715
33.6.1	When Division Resistors are Connected Externally	715
33.6.2	Voltage Multiplier	715
34.	Flash Memory	716
34.1	Introduction	716
34.2	Memory Map	717
34.3	Functions to Prevent Flash Memory from being Rewritten	719
34.3.1	ID Code Check Function	719
34.3.2	ROM Code Protect Function	720
34.3.3	Option Function Select Register (OFS)	720
34.4	CPU Rewrite Mode	721
34.4.1	Flash Memory Status Register (FST)	722
34.4.2	Flash Memory Control Register 0 (FMR0)	724
34.4.3	Flash Memory Control Register 1 (FMR1)	727
34.4.4	Flash Memory Control Register 2 (FMR2)	729
34.4.5	EW0 Mode	731
34.4.6	EW1 Mode	731
34.4.7	Suspend Operation	732
34.4.8	How to Set and Exit Each Mode	733
34.4.9	BGO (BackGround Operation) Function	734
34.4.10	Data Protect Function	735
34.4.11	Software Commands	736
34.4.12	Full Status Check	745
34.5	Standard Serial I/O Mode	747
34.5.1	ID Code Check Function	747
34.6	Parallel I/O Mode	750
34.6.1	ROM Code Protect Function	750
34.7	Notes on Flash Memory	751
34.7.1	CPU Rewrite Mode	751