

# **MPQ4491M**

Smart, Single USB Charging Port Power Converter with Selectable Frequency for Automotive, AEC-Q100 Qualified

#### DESCRIPTION

The MPQ4491M integrates a monolithic, stepdown, switch-mode converter and a single USB current-limit switch with charging port identification circuits. It achieves 2.5A of continuous output current with excellent load and line regulation over a wide input supply range.

The output of the USB switch is current limited. The MPQ4491M has a USB dedicate charging port (DCP) which supports battery charging specification 1.2 (BC1.2), divider mode, and 1.2V/1.2V mode without the need of outside user interaction. The output voltage has programmable line drop compensation.

Full protection features include hiccup current limiting, output over-voltage protection (OVP), and thermal shutdown.

The MPQ4491M requires a minimal number of readily available, standard, external components and is available in QFN-26 (4mmx4mm) and QFN-25 (4mmx4mm) packages.

#### **FEATURES**


- EMI Reduction Technique
- 14V Typical Operating Input Voltage
- 36V Max. Operating Input Voltage
- Fixed 5V Output Voltage with Line Drop Compensation
- Accurate USB Output Current Limit
- $40m\Omega/32m\Omega$  Low-R<sub>DS(ON)</sub> Internal Buck Power MOSFETs
- 24mΩ Low-R<sub>DS(ON)</sub> Internal USB Power MOSFETs
- 350kHz/250kHz/150kHz Frequency Selectable
- Programmable Line Drop Compensation
- Output Over-Voltage Protection (OVP)
- Hiccup Current Limit
- Supports DCP Schemes for BC1.2, Divider Mode, and 1.2V/1.2V Mode
- ±8kV HBM ESD Rating for USB, DP, and DM
- Available in QFN-26 (4mmx4mm) and QFN-25 (4mmx4mm) Packages
- Available in AEC-Q100 Grade 1


#### **APPLICATIONS**

- USB Dedicated Charging Ports (DCP)
- Automotive Cigarette Lighter Adapters
- Power Supply for Linear Chargers

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

# TYPICAL APPLICATION







# ORDERING INFORMATION

Part Number*	Package	Top Marking
MPQ4491MGR	QFN-26 (4mmx4mm)**	See Below
MPQ4491MGR-AEC1	QFN-20 (411111X4111111)	See below
MPQ4491MGRE	OEN 25 (4mmy4mm)	See Below
MPQ4491MGRE-AEC1	QFN-25 (4mmx4mm)	See Delow

<sup>\*</sup> For Tape & Reel, add suffix –Z (e.g. MPQ4491MGR–Z)

# **TOP MARKING (QFN-26 (4mmx4mm))**

MPSYWW

M4491M

LLLLLL

MPS: MPS prefix Y: Year code WW: Week code

M4491M: Product code of MPQ4491MGR and MPQ4491MGR-AEC1

LLLLLL: Lot number

# TOP MARKING (QFN-25 (4mmx4mm))

MPSYWW

M4491M

LLLLLL

Е

MPS: MPS prefix Y: Year code WW: Week code


M4491M: Product code of MPQ4491MGRE and MPQ4491MGRE-AEC1

LLLLL: Lot number E: Part of the suffix

<sup>\*\*</sup>QFN-26 (4mmx4mm) is not recommended for new designs



#### PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1) Supply voltage (V <sub>IN</sub> )
$V_{\text{SW}}$
V <sub>BST</sub> V <sub>SW</sub> + 6.5V
All other pins0.3V to +6.5V
Continuous power dissipation $(T_A = +25^{\circ}C)^{(3)}$
QFN-26 (4mmx4mm)2.8W
Junction temperature150°C
Lead temperature260°C
Storage temperature65°C to +150°C
Recommended Operating Conditions (4)
Typical operating input voltage 14V
Max. operating input voltage36V
Output current2.5A for USB
Operating junction temp. (T <sub>J</sub> )40°C to +125°C

Thermal Resistance (5)	$oldsymbol{ heta}_{JA}$	$\boldsymbol{ heta}_{JC}$	
QFN-25 (4mmx4mm)	44	9	°C/W
QFN-26 (4mmx4mm)	44	9	°C/W

#### NOTES:

- Absolute maximum ratings are rated under room temperature unless otherwise noted. Exceeding these ratings may damage the device.
- For details on EN's ABS MAX rating, please refer to the EN control section on page 11.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)- $T_A$ )/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $V_{EN}$  = 5V,  $T_J$  = -40°C to +125°C<sup>(6)</sup>. Typical value is tested at  $T_J$  = +25°C, unless otherwise noted.

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	mV μA °C °C
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	mA V mV  µA  °C °C V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V mV μA °C °C V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	mV μA °C °C V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	μA °C °C V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	°C
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	°C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	°C V
	°C V
VCC regulator $V_{CC}$ 4.755.15.45VCC load regulation $V_{CC LOG}$ $I_{CC}$ = 5mA12	V
VCC load regulation $V_{CC LOG}$ $I_{CC} = 5mA$ 1 2	_
	%
01	
Stepdown Converter	
$V_{IN}$ under-voltage lockout threshold rising $V_{IN\_UVLO}$ $T_J = +25^{\circ}C$ 5.2 5.7 6.2	V
V <sub>IN</sub> under-voltage lockout threshold hysteresis V <sub>UVLO_HYS</sub>	V
HS switch-on resistance R <sub>DSON HS</sub> 40	mΩ
LS switch-on resistance R <sub>DSON LS</sub> 32	mΩ
$7V < V_{IN} < 36V$ , no load, $T_{J} = +25^{\circ}C$ 5 5.05 5.1	
Output voltage $V_{OUT}$ $7V < V_{IN} < 36V$ , no load, $T_{J} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ $4.95$ $5.05$ $5.15$	V
Output over-voltage protection V <sub>OVP_R</sub> 5.65 6 6.4	V
OVP recovery $V_{OVP F} = T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$ 5.4 5.75 6.1	V
$V_{EN} = 0V, V_{SW} = 36V \text{ or } 0V, T_{J} = +25^{\circ}C$	μΑ
Switch leakage	
Current limit <sup>(7)</sup> I <sub>LIMIT</sub> Over 0-90% duty cycle 4	Α
FREQ = high, T <sub>J</sub> = +25°C 310 350 410	- kHz
$f_{SW1}$ FREQ = high, $T_J = -40^{\circ}\text{C}$ to +125°C 300 350 420	
FREQ = low, T <sub>J</sub> = +25°C 220 250 300	
Oscillator frequency $f_{SW2}$ $FREQ = low, T_J = -40^{\circ}C \text{ to } +125^{\circ}C$ $190  250  330$	
FREQ = float, T <sub>J</sub> = +25°C 125 150 180	7
$f_{SW3}$ FREQ = float, $T_J = -40^{\circ}$ C to +125°C 110 150 185	7
Maximum duty cycle D <sub>MAX</sub> FREQ = 350kHz 84 88	%
Minimum on time <sup>(7)</sup> $T_{ON\_MIN}$ $T_J = +25^{\circ}C$ 130	ns



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{EN}$  = 5V,  $T_J$  = -40°C to +125°C<sup>(6)</sup>. Typical value is tested at  $T_J$  = +25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
		Output from 10% to 90%, T <sub>J</sub> = +25°C	1	1.65	2.3	
Soft-start time	t <sub>ss</sub>	Output from 10% to 90%, T <sub>J</sub> = -40°C to +125°C	0.9	1.65	2.4	ms
USB Switch						
Under-voltage lockout	V <sub>USB_UVR</sub>	T <sub>J</sub> = +25°C	3.8	4	4.3	V
threshold rising		$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	3.75	4	4.33	
Under-voltage lockout threshold hysteresis	V <sub>USB_UVHYS</sub>		220	270	320	mV
Switch-on resistance	R <sub>DSON SW</sub>			24		mΩ
Current limit	I <sub>Limit</sub>	$T_J = +25^{\circ}C$	2.6	2.75	2.9	Α
	V <sub>DROP COM1</sub>	Max load 2.4A, $V_{DROP}$ = float, $T_J$ = +25°C	300	400	500	mV
Line drop compensation	V <sub>DROP COM2</sub>	Max load 2.4A, V <sub>DROP</sub> = high		280		mV
	V <sub>DROP COM3</sub>	Max load 2.4A, V <sub>DROP</sub> = GND		130		mV
FREQ, VDROP high level	$V_{HIGH}$		V <sub>CC</sub> - 0.4V			V
FREQ, VDROP middle level	$V_{MIDDLE}$			2.5		V
FREQ, VDROP low level	$V_{LOW}$				0.4	V
	T <sub>SS</sub>	$V_{OUT}$ = 5V, from 10% to 90%, $T_{J}$ = +25°C	1	1.6	2.2	ms
V <sub>BUS</sub> soft-start time		V <sub>OUT</sub> = 5V, from 10% to 90%, T <sub>J</sub> = -40°C to +125°C	0.9	1.6	2.4	
Discharge registance	R <sub>DCHG</sub>	T <sub>J</sub> = +25°C		50	70	Ω
Discharge resistance		T <sub>J</sub> = -40°C to +125°C		50	75	
	T <sub>HICP ON1</sub>	$V_{OUT}$ = 5V, $V_{BUS}$ connected to GND		3 <sup>(7)</sup>		
On time of hiccup mode	_	$V_{OUT}$ = 5V, $V_{BUS}$ > 2V, OC $T_{J}$ = +25°C	3.5	5	6.5	ms
	T <sub>HICP_ON2</sub>	$V_{OUT} = 5V, V_{BUS} > 2V, OC$ $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	3	5	7	
Off time of hiccup mode	T <sub>HICP_OFF</sub>	$V_{OUT}$ = 5V, $V_{BUS}$ connected to GND, $T_{J}$ = +25°C	6.5	8.5	10.5	- s
		$V_{OUT}$ = 5V, $V_{BUS}$ connected to GND, $T_{J}$ = -40°C to +125°C	6	8.5	11	
BC1.2 DCP Mode				I	i i	
DP and DM short resistance	R <sub>DP/DM_Short</sub>	$V_{DP} = 0.8V$ , $I_{DM} = 1mA$ , $T_{J} = +25$ °C		125	155	Ω
		$V_{DP} = 0.8V, I_{DM} = 1mA,$ $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$		125	160	
Divider Mode						
DP/DM output voltage	V <sub>DP/DM_Divider</sub>	$V_{OUT} = 5V, T_J = +25^{\circ}C$	2.54	2.7	2.82	- V
		$V_{OUT} = 5V$ , $T_J = -40^{\circ}C$ to $+125^{\circ}C$	2.5	2.7	2.85	
DP/DM output impedance	R	T <sub>J</sub> = +25°C	16	22	30	kΩ
DP/DM output impedance	R <sub>DP/DM_Divider</sub>	T <sub>J</sub> = -40°C to +125°C	14	22	34	W77



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{EN}$  = 5V,  $T_J$  = -40°C to +125°C<sup>(6)</sup>. Typical value is tested at  $T_J$  = +25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
1.2V/1.2V Mode						
DP/DM output voltage	V <sub>DP/DM_1.2V</sub>	$V_{OUT} = 5V, T_{J} = +25^{\circ}C$	1.16	1.25	1.34	V
		$V_{OUT} = 5V$ , $T_J = -40^{\circ}C$ to $+125^{\circ}C$	1.15	1.25	1.35	
DP/DM output impedance	Б	T <sub>J</sub> = +25°C	55	68	80	1.0
	R <sub>DP/DM_1.2V</sub>	T <sub>J</sub> = -40°C to +125°C	50	68	93	kΩ

#### NOTES:

<sup>6)</sup> All min/max parameters are tested at  $T_J = 25$ °C. Limits over temperature are guaranteed by design, characterization, and correlation.


<sup>7)</sup> Guaranteed by design.




# TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 22 $\mu$ H,  $f_S$  = 250kHz,  $T_A$  = 25°C, unless otherwise noted.

# Line Drop Compensation vs. Load Current




# Efficiency vs. Load Current




# Thermal Test

2 Layer PCB, 4.78cm x 1.38cm  $T_A$ =25°C, No Airflow  $V_{IN}$ =12V, USB\_ $I_{OUT}$ =1.1A




# **Thermal Test**2 Layer PCB, 4.78cm x 1.38cm T<sub>A</sub>=25°C, No Airflow V<sub>IN</sub>=12V, USB\_I<sub>OUT</sub>=2.5A








# TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 22 $\mu$ H,  $f_S$  = 250kHz,  $T_A$  = 25°C, unless otherwise noted.















# USB Over Current Protection





# **PIN FUNCTIONS**

QFN-25 (4mmx4mm) Pin #	QFN-26 (4mmx4mm) Pin #	Name	Description	
1, 23	24	DM	<b>D- data line to USB connector.</b> DM is the input/output used for handshaking with portable devices.	
2	1, 2	USB	JSB output.	
3, 14, 24	3, 15, 25	OUT	<b>Buck output.</b> OUT is the power input for USB. The internal circuit senses the OUT voltage and regulates it at 5V.	
4, 13	4, 14	IN	<b>Supply voltage.</b> IN is the drain of the internal power device and power supply for the entire chip. The MPQ4491M operates with a 7V to 36V input voltage. $C_{\text{IN}}$ is needed to prevent large voltage spikes at the input. Place $C_{\text{IN}}$ as close to the IC as possible.	
5, 6, 11, 12	5, 6, 12, 13	PGND	<b>Power ground.</b> PGND is the reference ground of the regulated out voltage and requires extra care during PCB layout. Connect PGNE GND with copper traces and vias.	
7	7	FREQ	<b>Frequency selection.</b> Float FREQ to set the frequency at 150kHz Pull FREQ to ground to set the frequency at 250kHz. Pull FREQ hig to set the frequency at 350kHz.	
8	8	EN	<b>On/off control input.</b> A $1M\Omega$ resistor is connected between EN and GND in the internal circuit.	
9, 25	9, 10, 26	SW	Switch output. Use a wide PCB trace to make the connection.	
10	11	BST	<b>Bootstrap.</b> Requires a 0.1µF capacitor connected between SW and BST to form a floating supply across the high-side switch driver.	
15	16, 17	NC	<b>No connection.</b> NC can be connected to OUT for better thermal dissipation.	
16, 17	18	AGND	Analog ground. Connect AGND to PGND.	
18	19	VCC	Internal 5V LDO regulator output. Decouple VCC with a 0.22µF capacitor.	
19	20	VDROP	<b>Line drop compensation selection.</b> Refer to the EC table for detailed specifications.	
20, 21	21, 22	NC	No connection. NC must be left floating.	
22	23	DP	<b>D+ data line to USB connector.</b> DP is the input/output used for handshaking with portable devices.	



# **BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



# **OPERATION**

#### **BUCK CONVERTER SECTION:**

The MPQ4491M integrates a monolithic, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs and a USB current-limit switch with charging port auto-detection. The MPQ4491 offers a very compact solution that achieves 2.5A of continuous output current with excellent load and line regulation over a wide input supply range.

The MPQ4491M operates in a fixed-frequency, peak-current-mode control to regulate the output voltage. The internal clock initiates the PWM cycle, which turns on the integrated highside power MOSFET (HS-FET). The HS-FET turns on and remains on until its current reaches the value set by the COMP voltage (V<sub>COMP</sub>). If the power switch is off, it remains off until the next clock cycle begins. If the duty cycle reaches 88% (350kHz switching frequency) in one PWM period, the current in the power MOSFET cannot reach the value set by V<sub>COMP</sub>, and the power MOSFET is forced off.

#### **Error Amplifier (EA)**

The error amplifier (EA) compares the internal feedback voltage against the internal 1V reference (REF) and outputs a COMP voltage which controls the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies the control loop design.

#### Internal VCC Regulator

The 5V internal regulator powers most of the internal circuitries after pulling EN high. This regulator takes the  $V_{IN}$  input and operates in the full  $V_{IN}$  range. When  $V_{IN}$  is greater than 5.0V, the output of the regulator is in full regulation. When  $V_{IN}$  is lower than 5.0V, the output voltage decreases with  $V_{IN}$ . An external 0.22µF ceramic capacitor is required for decoupling.

#### **Enable Control (EN)**

The MPQ4491M has an enable control (EN). Pull EN high to enable the IC; pull EN low to disable the IC. Connect EN to  $V_{\text{IN}}$  through a resistor for automatic start-up. An internal  $1\text{M}\Omega$  resistor connected from EN to GND allows EN

to float to shut down the IC. EN is clamped internally using a 7.6V series Zener diode (see Figure 2). Connecting the EN input through a pull-up resistor to any voltage on  $V_{\text{IN}}$  limits the EN input current below 230µA and limits the amplitude of the voltage source below 10V to prevent damage to the Zener diode.

For example, if 36V is connected to  $V_{IN}$ , then  $R_{PULLUP} \ge (36V - 10V) / 230\mu A = 113k\Omega$ .




Figure 2: Zener Diode between EN and GND

#### **Under-Voltage Lockout (UVLO)**

Under-voltage lockout (UVLO) protects the chip from operating with an insufficient supply voltage. The UVLO comparator monitors the input voltage. The UVLO rising threshold is 5.7V, while its falling threshold is 4.7V.

#### Internal Soft Start (SS)

The soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a SS voltage that ramps up from 0V to 5V. When SS is lower than REF, the error amplifier uses SS as the reference. When SS is higher than REF, the error amplifier uses REF as the reference. The SS time is set to 1.65ms internally.

If the output of the MPQ4491M is pre-biased to a certain voltage during start-up, the IC disables the switching of both the high-side and low-side switches until the voltage on the internal SS capacitor exceeds the internal feedback voltage.

# **Buck Over-Current Protection (OCP)**

The MPQ4491M has a cycle-by-cycle overcurrent limit for when the inductor peak current exceeds the current limit threshold and the FB voltage drops below the under-voltage (UV) threshold, typically 70% below the reference. Once UV is triggered, the MPQ4491M enters hiccup mode to restart the part periodically. This protection mode is especially useful when the output is dead-shorted to ground. The



average short-circuit current is greatly reduced to alleviate thermal issues and protect the regulator. The MPQ4491M exits hiccup mode once the over-current condition is removed.

# **Buck Output Over-Voltage Protection (OVP)**

The MPQ4491M buck converter has output over-voltage protection (OVP). If the output is higher than 6V, the high-side switch stops turning on, and the low-side switch turns on to discharge the output voltage until the output decreases to 5.75V. The chip then resumes normal operation.

If the output over-voltage cannot be discharged to 5.75V, the low-side switch turns off after the inductor current reaches a negative current limit. The low-side switch turns on again when the next clock cycle is triggered.

#### Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection. The UVLO's rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by  $V_{\text{IN}}$  through D1, M1, C4, L1, and C2 (see Figure 3). If  $V_{\text{BST}}$ - $V_{\text{SW}}$  exceeds 5V, U1 regulates M1 to maintain a 5V BST voltage across C4.




Figure 3: Internal Bootstrap Charging Circuit

#### Start-Up and Shutdown

If both  $V_{\text{IN}}$  and EN exceed their respective thresholds, the chip is enabled. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: EN low,  $V_{\text{IN}}$  low, and thermal shutdown. During the shutdown procedure, the signaling path is blocked first to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

#### **Buck Output Discharge**

The buck portion involves a discharge function that provides a resistive discharge path for the external output capacitor. The function is active when the part is disabled (input voltage is under UVLO, enable off), and is done in a very limited amount of time. After  $V_{\text{CC}}$  is discharged below 1V, the buck output discharge resistor is disconnected.



#### **USB CURRENT-LIMIT SWITCH SECTION:**

#### **Current-Limit Switch**

The MPQ4491M integrates a single-channel, USB current-limit switch that provides built-in, soft-start circuitry that controls the rising slew rate of the output voltage to limit inrush current and voltage surges.

When the load current reaches the current-limit threshold (typically 2.75A), the USB power MOSFET switches into foldback current-limit mode, 70% of the current limit (see Figure 4). If the over-current limit condition lasts longer than 3ms, the chip enters hiccup mode with a 3ms on time and an 8.5s off time.




Figure 4: Over-Current Limit

During  $V_{\text{IN}}$  or EN start-up, the CC load current cannot exceed 70% of the current limit to avoid triggering a foldback current limit and causing a start-up failure.

#### **Output Line Drop Compensation**

The MPQ4491M can compensate for an output voltage drop, such as high impedance caused by a long trace, to maintain a fairly constant 5V load-side voltage.

The MPQ4491M uses the internal currentsense output voltage of the current-limit switch to compensate for the line drop voltage. Since the trace resistance varies for different cables, the MPQ4491M provides selectable line drop compensation through VDROP. The line drop compensation amplitude increases linearly as the load current increases, and also has an upper limitation.

#### **USB Output Over-Voltage Protection (OVP)**

The USB switch's output uses a dynamic overvoltage protection (OVP) threshold to protect the device at its cable terminal. The

MPQ4491M adjusts the OVP threshold based on different USB loading currents.

The MPQ4491M uses intelligent line drop compensation and a dynamic over-voltage protection control scheme to ensure that the voltage at the cable terminal meets the 4.75V-5.25V specification.

#### **USB Output Discharge**

The USB portion involves a discharge function that provides a resistive discharge path for the external output capacitor. The function is active when the part is disabled (input voltage is under UVLO, enable off), and is done in a very limited amount of time.

#### **Auto-Detection**

The MPQ4491M integrates the USB dedicated charging port auto-detect function, which recognizes most mainstream portable devices. It supports the following charging schemes:

- USB battery charging specification BC1.2/ Chinese Telecommunications Industry Standard YD/T 1591-2009
- Divider mode
- 1.2V/1.2V mode

The auto-detect function is a state machine that supports all of the DCP charging schemes above.

For MPQ4491MGRE and MPQ4491MGRE-AEC1, after power startup, it will enter default divider mode, output voltage is 5.05V with full line drop compensation. If it enters BC1.2 short mode or 1.2V/1.2V mode, output voltage will change to 5.25V with half line drop compensation. By doing this, the device uses BC1.2 mode or 1.2V/1.2V mode that can charge at its full rated current.

For MPQ4491MGR and MPQ4491MGR-AEC1, the output voltage is always 5.05V with full line drop compensation no matter which charging mode it is.

#### Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 165°C, the entire chip shuts down. When the temperature falls below its lower threshold, typically 145°C, the chip is enabled again.



#### **APPLICATION INFORMATION**

# Selecting the Inductor

Use an inductor with a DC current rating at least 25% percent higher than the maximum load current for most applications. Select an inductor with a small DC resistance for optimum efficiency. For most designs, the inductor value can be derived from Equation (1):

$$L_{1} = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} \times \Delta I_{L} \times f_{\text{OSC}}}$$
(1)

Where  $\Delta I_{L}$  is the inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current is calculated with Equation (2):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$
 (2)

A  $22\mu H$  toroidal inductor is recommended to improve EMI.

#### **Selecting the Buck Input Capacitor**

The input current to the step-down converter is discontinuous and therefore requires capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. For best performance, use low ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For CLA applications, a low ESR 100µF electrolytic capacitor and two-10uF ceramic piece capacitors recommended for EMI reduction.

Since the input capacitor (C1) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (3):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (3)

The worse case condition occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (4):

$$I_{C1} = \frac{I_{LOAD}}{2} \tag{4}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic capacitors, add two high-quality ceramic capacitors as close to IN as possible. The input voltage ripple caused by capacitance can be estimated with Equation (5):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{S} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (5)

#### Selecting Buck Output Capacitor

The device requires an output capacitor (C2) to maintain the DC output voltage. Estimate the output voltage ripple with Equation (6):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$
 (6)

Where  $L_1$  is the inductor value and RESR is the equivalent series resistance (ESR) value of the output capacitor.

For electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
 (7)

The characteristics of the output capacitor affect the stability of the regulatory system. Low ESR electrolytic capacitors are recommended for low output ripple and good control loop stability. For CLA applications, a 1 $\mu$ F ceramic capacitor and a 270 $\mu$ F polymer or electrolytic capacitor with ~20m $\Omega$  ESR are recommended.




# PCB Layout Guidelines<sup>(8)</sup>

Efficient PCB layout is critical for stable operation and thermal dissipation. For best results, refer to Figure 5 and follow the guidelines below.

- 1. Connect OUT using short, direct, and wide under the IC and route the OUT trace on both PCB layers.
- 2. Use a large copper plane for PGND. Multiple vias should be added for better thermal dissipation.
- 3. Connect AGND to PGND.
- traces. It is highly recommended to add vias

USB BUCK Vo GND

Top Layer




Mid2 Layer


- 4. Use a large copper plane for SW and USB.
- 5. Place the USB output capacitor close to USB.
- 6. Place two ceramic input decoupling capacitors as close to IN and PGND as possible to improve EMI performance.
- 7. Place the VCC decoupling capacitor as close to VCC as possible.

#### NOTES:

8) The recommended layout is based on Figure 6: Typical Application Circuit on the next page.



Mid1 Layer



**Bottom Layer** 

Figure 5: Recommended Layout



# TYPICAL APPLICATION CIRCUITS




Figure 6:  $V_{IN} = 7V - 36V$ , USB = 5V/2.5A


NOTE: The typical application circuit is based on the QFN-25 (4mmx4mm).

6/5/2017




# **PACKAGE INFORMATION**

# QFN-26 (4mmx4mm)




**TOP VIEW** 





**SIDE VIEW** 




**RECOMMENDED LAND PATTERN** 


#### NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.




# QFN-25 (4mmx4mm)






**TOP VIEW** 



**SIDE VIEW** 



RECOMMENDED LAND PATTERN

#### NOTE:

1) LAND PATTERN OF PIN2~4 AND 13~15 HAVE THE SAME LENGTH AND WIDTH.
2) LAND PATTERN OF PIN24 AND 25 HAVE THE SAME LENGTH AND WIDTH.
2) ALL DIMENSIONS ARE IN MILLIMETERS.
2) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
3) JEDEC REFERENCE IS MO-220.
4) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.