



## 36V, 2.2A, Low Quiescent Current, Synchronous, Step-Down Converter **AEC-Q100 Qualified**

#### DESCRIPTION

The MPQ4432 is a synchronous, step-down, switching regulator with programmable frequency (350kHz to 2.5MHz) and integrated. internal, high-side and low-side MOSFETs. The MPQ4432 provides up to 2.2A of highly efficient output current with current mode control for fast loop response.

wide 3.3V to 36V input range variety of step-down accommodates а applications in automotive input environments. The MPQ4432 is ideal for battery-powered applications due to its extremely low quiescent current.

The MPQ4432 emplovs advanced asynchronous mode (AAM) to achieve high efficiency in light-load condition by scaling down the switching frequency to reduce switching and gate driving losses.

Standard features include soft start, external clock synchronization, enable control, and power good indication. High-duty cycle and low dropout mode are provided for automotive coldcrank.

Over-current protection (OCP) with valleycurrent detection is employed to prevent the inductor current from running away. Hiccup mode reduces the average current greatly in short-circuit condition. Thermal shutdown provides reliable and fault-tolerant operation.

The MPQ4432 is available in a QFN-16 (3mmx4mm) package.

#### **FEATURES**

- Wide 3.3V to 36V Operating Input Range
- 2.2A Continuous Output Current
- 1µA Low Shutdown Mode Current
- 10µA Sleep Mode Quiescent Current
- Internal  $90m\Omega$  High-Side and  $40m\Omega$  Low-Side MOSFETs
- 350kHz to 2.5MHz Programmable Switching Frequency
- Fixed Output Options: 3.3V, 3.8V, 5V
- Synchronize to External Clock, Selectable In-Phase or 180° Out-of-Phase
- Power Good Indicator
- Programmable Soft-Start Time
- 80ns Minimum On Time
- Selectable Forced CCM or AAM
- Low Dropout Mode
- Over-Current Protection (OCP) with Valley-**Current Detection and Hiccup**
- Available in a QFN-16 (3mmx4mm) Package
- Available in Wettable Flank
- Available in AEC-Q100 Grade 1


#### **APPLICATIONS**


- **Automotive Systems**
- **Industrial Power Systems**

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.



## TYPICAL APPLICATION







### ORDERING INFORMATION

Part Number*	Package	Top Marking	
MPQ4432GL	QFN-16 (3mmx4mm)	See Below	
MPQ4432GL-AEC1	QFN-16 (3mmx4mm)	See Below	
MPQ4432GLE-AEC1**	QFN-16 (3mmx4mm)	See Below	

<sup>\*</sup> For Tape & Reel, add suffix –Z (e.g. MPQ4432GL–Z)

\*\* Wettable flank

## TOP MARKING (MPQ4432GL & MPQ4432GL-AEC1)

<u>MPYW</u>

4432

LLL

MP: MPS prefix Y: Year code W: Week code

4432: First four digits of the part number

LLL: Lot number

## **TOP MARKING (MPQ4432GLE-AEC1)**

MPYW

4432

LLL

Е


MP: MPS prefix Y: Year code W: Week code

4432: First four digits of the part number

LLL: Lot number E: Wettable lead flank



### **PACKAGE REFERENCE**



RATINGS (1)
0.3V to 40V
.3V to VIN + 0.3V
V <sub>SW</sub> + 6.5V
0.3V to 40V
0.3V to 20V
0.3V to 6V
$T_A = +25^{\circ}C)^{(2)}$
2.6W
150°C
260°C
65°C to 150°C
Conditions
3.3V to 36V
r 1000h lifetime
-40°C to +125°C
r 408h lifetime
-40°C to +150°C

Thermal Resistance	e <sup>(3)</sup>	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
QFN-16 (3mmx4mm)		48	11	°C/W

#### NOTES:

- Absolute maximum ratings are rated under room temperature unless otherwise noted. Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub>(MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub>(MAX)=(T<sub>J</sub>(MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Measured on JESD51-7, 4-layer PCB.



### **ELECTRICAL CHARACTERISTICS**

VIN = 12V,  $V_{EN}$  = 2V,  $T_J$  = -40°C to +125°C, unless otherwise noted. Typical values are at  $T_J$  = +25°C.

Parameter	Symbol	Condition	Min	Тур	Max	Units	
VIN quiescent current	Ι <sub>Q</sub>	$V_{FB}$ = 0.85V, no load, no switching, $T_J$ = +25°C		10	18	μΑ	
·	Q.	V <sub>FB</sub> = 0.85V, no load, no switching		10	25		
VIN shutdown current	I <sub>SHDN</sub>	V <sub>EN</sub> = 0V		1	5	μΑ	
VIN under-voltage lockout threshold rising	INUV <sub>RISING</sub>		2.4	2.8	3.2	V	
VIN under-voltage lockout threshold hysteresis	INUV <sub>HYS</sub>			150		mV	
Feedback reference voltage	V		784	800	816	mV	
Feedback reference voltage	$V_{REF}$	T <sub>J</sub> = 25°C	792	800	808	mV	
		$R_{FREQ}$ = 180k $\Omega$ or from sync clock	400	475	550	kHz	
Switching frequency	F <sub>sw</sub>	$R_{FREQ}$ = 82k $\Omega$ or from sync clock	850	1000	1150	kHz	
		$R_{FREQ}$ = 27k $\Omega$ or from sync clock	2250	2500	2750	kHz	
Minimum on time (4)	T <sub>ON_MIN</sub>			80		ns	
Sync input low voltage	V <sub>SYNC_LOW</sub>				0.4	V	
Sync input high voltage	V <sub>SYNC_HIGH</sub>		1.8			V	
Current limit	I <sub>LIMIT_HS</sub>	Duty cycle = 40%	4.1	5.2	6.7	Α	
Low-side valley current limit	I <sub>LIMIT_LS</sub>	V <sub>OUT</sub> = 3.3V, L = 4.7μH	2.5	3.8	5.1	Α	
ZCD current	I <sub>ZCD</sub>			0.1		Α	
Reverse current limit	I <sub>LIMIT_REVERSE</sub>			3		Α	
Switch leakage current	I <sub>SW_LKG</sub>			0.01	1	μΑ	
HS switch on resistance	R <sub>ON_HS</sub>	$V_{BST}$ - $V_{SW}$ = 5V		90	155	mΩ	
LS switch on resistance	R <sub>ON_LS</sub>			40	75	mΩ	
Soft-start current	I <sub>SS</sub>	V <sub>SS</sub> = 0.8V	5	10	15	μA	
EN rising threshold	V <sub>EN_RISING</sub>		0.9	1.05	1.2	V	
EN threshold hysteresis	V <sub>EN_HYS</sub>			120		mV	
	PG <sub>RISING</sub>	V <sub>FB</sub> rising	85	90	95	%	
PG rising threshold (V <sub>FB</sub> /V <sub>REF</sub> )		V <sub>FB</sub> falling	105	110	115		
	PG <sub>FALLING</sub>	V <sub>FB</sub> falling	79	84	89	%	
PG falling threshold (V <sub>FB</sub> /V <sub>REF</sub> )		V <sub>FB</sub> rising	113.5	118.5	123.5	%	
	T <sub>PG_DEGLITCH</sub>	PG from low to high		30		μs	
PG deglitch timer		PG from high to low		50		μs	
PG output voltage low	$V_{PG\_LOW}$	I <sub>SINK</sub> = 2mA		0.2	0.4	V	
VCC regulator	V <sub>CC</sub>			5		V	
VCC load regulation		I <sub>CC</sub> = 5mA			3	%	
Thermal shutdown (4)	T <sub>SD</sub>			170		°C	
Thermal shutdown hysteresis (4)	T <sub>SD_HYS</sub>			20		°C	

#### NOTE


© 2017 MPS. All Rights Reserved.


<sup>4)</sup> Not tested in production. Guaranteed by design and characterization.





### TYPICAL CHARACTERISTICS


VIN = 12V,  $T_J$  = -40°C to +125°C, unless otherwise noted.


























## **TYPICAL CHARACTERISTICS** (continued)


VIN = 12V,  $T_J$  = -40°C to +125°C, unless otherwise noted.







### TYPICAL PERFORMANCE CHARACTERISTICS

VIN = 12V,  $V_{OUT}$  = 3.3V, L = 10 $\mu$ H,  $F_{SW}$  = 500kHz, AAM,  $T_A$  = +25°C, unless otherwise noted.







F<sub>SW</sub> vs. R<sub>FREQ</sub>




Output Voltage vs. Load Current




### **Line Regulation**




### **Load Regulation**















VIN = 12V,  $V_{OUT}$  = 3.3V, L = 10 $\mu$ H,  $F_{SW}$  = 500kHz, AAM,  $T_A$  = +25°C, unless otherwise noted.







Case Temperature Rise vs. Load Current




Case Temperature Rise vs. Load Current




# Case Temperature Rise vs. Load Current




# Case Temperature Rise vs. Load Current





# Case Temperature Rise vs. Load Current

































































## **PIN FUNCTIONS**

Pin#	Name	Description	
1	PHASE	Selectable in-phase or 180° out-of-phase of SYNC input. Drive PHASE high to be in-phase; drive PHASE low to be 180° out-of-phase.	
2	VIN	<b>Input supply.</b> VIN supplies power to all of the internal control circuitries and the power switch connected to SW. Place a decoupling capacitor to ground close to VIN to minimize switching spikes.	
3, 10	SW	Switch node. SW is the output of the internal power switch.	
4, 9	PGND	<b>Power ground.</b> PGND is the reference ground of the power device. PGND requires careful consideration during PCB layout. For best results, connect PGND with copper pours and vias.	
5	EN	<b>Enable.</b> Pull EN below the specified threshold to shut down the chip. Pull EN above the specified threshold to enable the chip.	
6	SYNC	<b>Synchronize</b> . Apply a 350kHz to 2.5MHz clock signal to SYNC to synchronize the internal oscillator frequency to the external clock. The external clock should be at least 250kHz larger than the $R_{\text{FREQ}}$ set frequency. SYNC can also be used to select forced CCM or AAM. Drive SYNC high before the chip starts up to choose forced CCM; drive SYNC low or leave SYNC floating to choose AAM.	
7	PG	<b>Power good indicator.</b> The output of PG is an open drain. PG goes high if the output voltage is within ±10% of the nominal voltage.	
8	BIAS	External power supply for the internal regulator. Connecting BIAS to an external power supply (5V $\leq$ V <sub>BIAS</sub> $\leq$ 18V) reduces power dissipation and increases efficiency. Float BIAS or connect BIAS to ground if it is not being used.	
11	BST	<b>Bootstrap.</b> BST is the positive power supply for the high-side MOSFET driver connected to SW. Connect a bypass capacitor between BST and SW.	
12	VCC	Internal bias supply. VCC supplies power to the internal control circuit and gate drivers. A ≥1µF decoupling capacitor to ground is required close to VCC.	
13	AGND	Analog ground. AGND is the reference ground of the logic circuit.	
14	SS	<b>Soft-start input.</b> Place an external capacitor from SS to AGND to set the soft-start period. The MPQ4432 sources 10µA from SS to the soft-start capacitor at start-up. As the SS voltage rises, the feedback threshold voltage increases to limit inrush current during start-up.	
15	FB	<b>Feedback input.</b> Connect FB to the tap of an external resistor divider from the output to AGND to set the output voltage. The feedback threshold voltage is 0.8V. Place the resistor divider as close to FB as possible. Avoid placing vias on the FB traces.	
16	FREQ	<b>Switching frequency program.</b> Connect a resistor from FREQ to ground to set the switching frequency.	



## **BLOCK DIAGRAM**



**Figure 1: Functional Block Diagram** 



## **TIMING SEQUENCE**




Figure 2: Timing Sequence



#### **OPERATION**

MPQ4432 The is high-frequency, а synchronous, rectified, step-down, switch-mode converter with integrated, internal, high-side and low-side power MOSFETs. The MPQ4432 offers a very compact solution that achieves 2.2A of continuous output current with excellent load and line regulation over a wide 3.3V to 36V input supply range. The MPQ4432 features switching frequency programmable 350kHz to 2.5MHz, external soft start, power good indication, and precision current limit. Its very low operational guiescent current makes it suitable for battery-powered applications.

#### **Pulse Width Modulation (PWM) Control**

moderate-to-high output current. the MPQ4432 operates in a fixed-frequency, peakcurrent-control mode to regulate the output voltage. An internal clock initiates a PWM cycle. At the rising edge of the clock, the high-side power MOSFET (HS-FET) is turned on, and the inductor current rises linearly to provide energy to the load. The HS-FET remains on until its current reaches the value set by the COMP voltage (V<sub>COMP</sub>), which is the output of the internal error amplifier. If the current in the HS-FET does not reach V<sub>COMP</sub> in one PWM period, the HS-FET remains on, saving a turn-off operation. When the HS-FET is off, it remains off until the next clock cycle begins. The lowside MOSFET (LS-FET) turns on immediately while the inductor current flows through it. To avoid a shoot-through, dead time is inserted to prevent the HS-FET and LS-FET from turning on at the same time. For each turn on and turn off in a switching cycle, the HS-FET remains on and off with a minimum on and off time limit.

#### Forced CCM and AAM

The MPQ4432 has selectable forced continuous conduction mode (CCM) and advanced asynchronous mode (AAM) (see Figure 3). Drive SYNC above its specified threshold before the chip starts up to force the device into CCM with a fixed frequency, regardless of the output load current. Once the device is in CCM, SYNC can be pulled low again or driven with an external clock if needed. The advantage of CCM is a controllable frequency and smaller output ripple, but it also has low efficiency at light load.

Drive SYNC below its specified threshold or leave SYNC floating before the chip starts up to enable AAM power-save mode. The MPQ4432 first enters non-synchronous operation for as long as the inductor current approaches zero at light load. If the load is further decreased or is at no load, making  $V_{\text{COMP}}$  below the internally set AAM value ( $V_{\text{AAM}}$ ), the MPQ4432 enters sleep mode, consuming very low quiescent current to further improve light-load efficiency.

In sleep mode, the internal clock is blocked first, and the MPQ4432 skips some pulses. Since the FB voltage ( $V_{FB}$ ) is lower than the internal 0.8V reference ( $V_{REF}$ ),  $V_{COMP}$  ramps up until it crosses over  $V_{AAM}$ . Then the internal clock is reset, and the crossover time is taken as the benchmark of the next clock. This control scheme helps achieve high efficiency by scaling down the frequency to reduce switching and gate driver losses during light-load or no-load conditions.

When the output current increases from light load condition,  $V_{\text{COMP}}$  becomes larger, and the switching frequency increases. If the DC value of  $V_{\text{COMP}}$  exceeds  $V_{\text{AAM}}$ , the operation mode resumes discontinuous conduction mode (DCM) or CCM, which have a constant switching frequency.




Figure 3: Forced CCM and AAM

#### Error Amplifier (EA)

The error amplifier compares V<sub>FB</sub> with V<sub>RFF</sub> and outputs a current proportional to the difference between the two. This output current then discharges the charges or internal compensation network to form V<sub>COMP</sub>, which controls the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies the control loop design.

© 2017 MPS. All Rights Reserved.



#### Internal Regulator and BIAS

Most of the internal circuitry is powered by the 5V internal regulator. This regulator takes VIN and operates in the full VIN range. When VIN exceeds 5V, the output of the regulator is in full regulation. When VIN falls below 5V, the output decreases following VIN. A decoupling ceramic capacitor is needed close to VCC.

For better thermal performance, connect BIAS to an external power supply between 5V to 18V. The BIAS supply overrides VIN to power the internal regulator. Using the BIAS supply allows VCC to be derived from a high-efficiency external source, such as  $V_{\text{OUT}}$ . Float BIAS or connect BIAS to ground if it is not being used.

#### **Under-Voltage Lockout (UVLO)**

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 2.8V with a 150mV hysteresis.

#### **Enable Control (EN)**

EN is a digital control pin that turns the regulator on and off. When EN is pulled below its threshold voltage, the chip is put into the lowest shutdown current mode. Pulling EN above its threshold voltage turns on the part. Do not float EN.

#### **Power Good Indicator (PG)**

The MPQ4432 has a power good (PG) indication. PG is the open drain of a MOSFET and should be connected to VCC or another voltage source through a resistor (e.g.:  $100k\Omega$ ). In the presence of an input voltage, the MOSFET turns on so that PG is pulled low before SS is ready. When the regulator output is within  $\pm 10\%$  of its nominal output, the PG output is pulled high after a delay (typically  $30\mu$ s). When the output voltage moves outside this range with a hysteresis, the PG output is pulled low with a  $50\mu$ s delay to indicate a failure output status.

### **Programmable Frequency**

The oscillating frequency of the MPQ4432 can be programmed either by an external frequency resistor ( $R_{\text{FREQ}}$ ) or by a logic level synchronization clock.

The frequency resistor should be placed between FREQ and ground as close to the device as possible. The value of  $R_{FREQ}$  can be estimated with Equation (1):

$$R_{FREQ}(k\Omega) = \frac{170000}{f_s^{1.11}(kHz)}$$
 (1)

The calculated resistance may need fine tuning with a bench test. Do not float FREQ even if an external SYNC clock is added.

#### SYNC and PHASE

The internal oscillator frequency can also be synchronized to an external clock ranging from 350kHz to 2.5MHz through SYNC. The external clock should be at least 250kHz larger than the R<sub>FREQ</sub> set frequency. Ensure that the high amplitude of the SYNC clock is higher than 1.8V and the low amplitude is lower than 0.4V. There is no pulse width requirement, but there is always a parasitic capacitance of the pad, so if the pulse width is too short, a clear rising and falling edge may not be seen due to the parasitic capacitance. A pulse longer than 100ns is recommended in application.

PHASE is used when two or more MPQ4432 devices are in parallel with the same SYNC clock. Pulling PHASE high forces the device to operate in-phase of the SYNC clock. Pulling PHASE low forces the device to be 180° out-of-phase of the SYNC clock. By setting different voltages of PHASE, two devices can operate in 180° out-of-phase to reduce the total input current ripple, so a smaller input bypass capacitor can be used (see Figure 4). The PHASE rising threshold is about 2.5V with a 400mV hysteresis.




Figure 4: In-Phase and 180° Out-of-Phase

© 2017 MPS. All Rights Reserved.



#### Soft Start (SS)

Soft start (SS) is implemented to prevent the converter output voltage from overshooting during start-up.

When the chip starts up, an internal current source begins charging the external soft-start capacitor. When the soft-start voltage ( $V_{\rm SS}$ ) is lower than the internal reference ( $V_{\rm REF}$ ),  $V_{\rm SS}$  overrides  $V_{\rm REF}$ , so the error amplifier uses  $V_{\rm SS}$  as the reference. When  $V_{\rm SS}$  is higher than  $V_{\rm REF}$ , the error amplifier uses  $V_{\rm REF}$  as the reference.

The soft-start time ( $t_{SS}$ ) set by the external SS capacitor can be calculated with Equation (2):

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times V_{REF}(V)}{I_{SS}(\mu A)} \tag{2}$$

Where  $C_{SS}$  is the external SS capacitor,  $V_{REF}$  = 0.8V, and  $I_{SS}$  is the internal 10µA SS charge current.

SS can be used for tracking and sequencing.

#### **Pre-Bias Start-Up**

At start-up, if  $V_{FB}$  is higher than  $V_{SS}$  (the output has a pre-bias voltage), neither the HS-FET or LS-FET turn on until  $V_{SS}$  is higher than  $V_{FB}$ .

### **Over-Current Protection (OCP) and Hiccup**

The MPQ4432 has cycle-by-cycle peak current limit protection with valley-current detection and hiccup mode.

The power MOSFET current is sensed accurately via a current sense MOSFET. The current is then fed to the high-speed current comparator for current-mode control purposes. During the HS-FET on-state, if the sensed current exceeds the peak current limit value set by the COMP high-clamp voltage, the HS-FET turns off immediately. Then the LS-FET turns on to discharge the energy, and the inductor current decreases. The HS-FET remains off unless the inductor valley current is lower than a certain current threshold (the valley current limit), even though the internal clock pulses high.

If the inductor current does not drop below the valley current limit when the internal clock pulses high, the HS-FET misses the clock, and the switching frequency decreases to half the nominal value. Both the peak and valley current limits keep the inductor current from running away during an overload or short-circuit condition.

When the output is shorted to ground, causing the output voltage to drop below 55% of its nominal output, meanwhile the peak current limit is kicked, the device will consider this an output dead short and trigger hiccup mode immediately to periodically restart the part.

In hiccup mode, the MPQ4432 disables its output power stage and slowly discharges the soft-start capacitor. The MPQ4432 restarts with a full soft start when the soft-start capacitor is fully discharged. If the short-circuit condition still remains after the soft-start ends, the device repeats this operation until the fault is removed and the output returns to the regulation level. This protection mode reduces the average short circuit current greatly to alleviate thermal issues and protect the regulator.

#### Floating Driver and Bootstrap Charging

A  $0.1\mu F$  to  $1\mu F$  external bootstrap capacitor powers the floating power MOSFET driver. The floating driver has its own UVLO protection with a rising threshold of 2.5V and a hysteresis of 200 mV.

The bootstrap capacitor voltage is charged to ~5V from VCC through a PMOS pass transistor when the LS-FET is on.

At high duty cycle operation or sleep-mode condition, the time period available to the bootstrap charging is less, so the bootstrap capacitor may not be charged sufficiently. In case the external circuit does not have sufficient voltage or time to charge the bootstrap capacitor, extra external circuitry can be used to ensure that the bootstrap voltage is in the normal operation region.



#### **BST Refresh**

To improve drop out, the MPQ4432 is designed to operate at close to 100% duty cycle for as long as the BST to SW voltage is greater than 2.5V. When the voltage from BST to SW drops below 2.5V, the HS-FET is turned off using a UVLO circuit, which forces the LS-FET on to refresh the charge on the BST capacitor.

Since the supply current sourced from the BST capacitor is low, the HS-FET can remain on for more switching cycles than are required to refresh the capacitor, thus making the effective duty cycle of the switching regulator high.

The effective duty cycle during dropout of the regulator is influenced mainly by the voltage drops across the HS-FET, LS-FET, inductor resistance, and printed circuit board resistance.

#### Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from running away thermally. When the silicon die temperature exceeds its upper threshold, the power MOSFETs shut down. When the temperature drops below its lower threshold, the chip is enabled again.

### Start-Up and Shutdown

If both VIN and EN exceed their appropriate thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the rest of the circuitries.

While the internal supply rail is up, an internal timer holds the power MOSFET off for about 50µs to blank the start-up glitches. When the soft-start block is enabled, it first holds its SS output low to ensure that the rest of the circuitries are ready, and then slowly ramps up.

Three events can shut down the chip: VIN low, EN low, and thermal shutdown. During the shutdown procedure, the signaling path is blocked first to avoid any fault triggering.  $V_{\text{COMP}}$  and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command, but its charging path is disabled.



### **APPLICATION INFORMATION**

#### **Setting the Output Voltage**

An external resistor divider connected to FB sets the output voltage (see Figure 5).




Figure 5: Feedback Network

Choose  $R_{FB1}$  to be around  $40k\Omega$ .  $R_{FB2}$  can then be calculated with Equation (3):

$$R_{FB2} = \frac{R_{FB1}}{\frac{V_{OUT}}{0.8V} - 1}$$
 (3)

Table 1 lists the recommended feedback resistor values for common output voltages.

Table 1: Resistor Selection for Common Output Voltages

V <sub>OUT</sub> (V)	R <sub>FB1</sub> (kΩ)	R <sub>FB2</sub> (kΩ)
3.3	41.2 (1%)	13 (1%)
5	68.1 (1%)	13 (1%)

#### Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the converter while maintaining the DC input voltage. For the best performance, use low ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients.

For most applications, use a  $4.7\mu\text{F}$  to  $10\mu\text{F}$  capacitor. It is strongly recommended to use another lower-value capacitor (e.g.:  $0.1\mu\text{F}$ ) with a small package size (0603) to absorb high-frequency switching noise. Place the smaller capacitor as close to VIN and GND as possible.

Since  $C_{IN}$  absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (4):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (4)

The worst-case condition occurs at VIN =  $2V_{OUT}$ , shown in Equation (5):

$$I_{CIN} = \frac{I_{LOAD}}{2} \tag{5}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g.:  $0.1\mu F$ ) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple caused by capacitance can be estimated with Equation (6):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (6)

### Selecting the Output Capacitor

The output capacitor maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \cdot (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \cdot (R_{\text{ESR}} + \frac{1}{8f_{\text{SW}} \times C_{\text{OUT}}}) (7)$$

Where L is the inductor value, and  $R_{\text{ESR}}$  is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency, and the capacitance causes the majority of the output voltage ripple.



For simplification, the output voltage ripple can be estimated with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (8)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (9):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$
 (9)

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ4432 can be optimized for a wide range of capacitance and ESR values.

#### Selecting the Inductor

A 1 $\mu$ H to 10 $\mu$ H inductor with a DC current rating at least 25% higher than the maximum load current is recommended for most applications. For higher efficiency, choose an inductor with a low DC resistance. A larger value inductor results in less ripple current and a lower output ripple voltage, but also has a larger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductor value is to allow the inductor ripple current to be approximately 30% of the maximum load current. The inductance value can then be calculated with Equation (10):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (10)

Where  $\Delta I_{L}$  is the peak-to-peak inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (11):

$$I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (11)

#### VIN UVLO Setting

The MPQ4432 has an internal, fixed, undervoltage lockout (UVLO) threshold. The rising threshold is 2.8V, while the falling threshold is about 2.65V. For applications requiring a higher UVLO point, an external resistor divider between VIN and EN can be used to achieve a higher equivalent UVLO threshold (see Figure 6).




Figure 6: Adjustable UVLO Using EN Divider

The UVLO threshold can be calculated with Equation (12) and Equation (13):

$$INUV_{RISING} = (1 + \frac{R_{UP}}{R_{DOWN}}) \times V_{EN\_RISING}$$
 (12)

$$INUV_{FALLING} = (1 + \frac{R_{UP}}{R_{DOWN}}) \times V_{EN\_FALLING}$$
 (13)

Where  $V_{\text{EN\_RISING}}$  = 1.05V, and  $V_{\text{EN\_FALLING}}$  = 0.93V.

### **External BST Diode**

An external BST diode can enhance the efficiency of the regulator when the duty cycle is high. A power supply between 2.5V and 5V can be used to power the external bootstrap diode. VCC or  $V_{\text{OUT}}$  is recommended for this power supply in the circuit (see Figure 7).




Figure 7: Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the recommended BST capacitor value is  $0.1\mu F$  to  $1\mu F$ .

A resistor in series with the BST capacitor ( $R_{BST}$ ) can reduce the SW rising rate and voltage spikes. This helps enhance EMI performance and reduce voltage stress at a high VIN. A higher resistance is better for SW spike reduction but compromises efficiency. For a tradeoff between EMI and efficiency, a  $\leq 20\Omega$   $R_{BST}$  is recommended.


## PCB Layout Guidelines (5)

Efficient PCB layout, especially of the input capacitor placement, is critical for stable operation. For best results, refer to Figure 8 and follow the guidelines below. A four-layer layout is strongly recommended to achieve better thermal performance.


- 1. Place symmetric input capacitors as close to VIN and GND as possible.
- Use a large ground plane to connect directly to PGND. If the bottom layer is a ground plane, add vias near PGND.
- 3. Ensure that the high-current paths at GND and VIN have short, direct, and wide traces.
- Place the ceramic input capacitor, especially the small package size (0603) input bypass capacitor, as close to VIN and PGND as possible to minimize high frequency noise.
- 5. Keep the connection of the input capacitor and IN as short and wide as possible.
- 6. Place the VCC capacitor as close to VCC and GND as possible.
- 7. Route SW and BST away from sensitive analog areas, such as FB.
- 8. Place the feedback resistors close to the chip to ensure that the trace connecting to FB is as short as possible.
- 9. Use multiple vias to connect the power planes to the internal layers.

#### NOTE:


5) The recommended PCB layout is based on Figure 9.



**Top Layer** 



**Inner Layer 1** 



**Inner Layer 2** 




Figure 8: Recommended PCB Layout



### TYPICAL APPLICATION CIRCUITS




Figure 9:  $V_{OUT} = 3.3V$ ,  $F_{SW} = 500$ kHz




Figure 10:  $V_{OUT} = 3.3V$ ,  $F_{SW} = 500$ kHz for <100k $\Omega$  FB Divider Application



## **TYPICAL APPLICATION CIRCUITS (continued)**




Figure 11:  $V_{OUT} = 5V$ ,  $F_{SW} = 500$ kHz




Figure 12:  $V_{OUT}$  = 5V,  $F_{SW}$  = 500kHz for <100k $\Omega$  FB Divider Application



## **TYPICAL APPLICATION CIRCUITS (continued)**




Figure 13:  $V_{OUT} = 3.3V$ ,  $F_{SW} = 2.2MHz$ 




Figure 14:  $V_{OUT}$  = 3.3V,  $F_{SW}$  = 2.2MHz for <100k $\Omega$  FB Divider Application



## **TYPICAL APPLICATION CIRCUITS (continued)**




Figure 15:  $V_{OUT} = 5V$ ,  $F_{SW} = 2.2MHz$ 






Figure 14:  $V_{OUT}$  = 5V,  $F_{SW}$  = 2.2MHz for <100k $\Omega$  FB Divider Application



## **PACKAGE INFORMATION**


## QFN-16 (3mmx4mm) Non-Wettable Flank






#### **TOP VIEW**

**BOTTOM VIEW** 



#### **SIDE VIEW**



#### **RECOMMENDED LAND PATTERN**


#### **NOTE:**


- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 3) JEDEC REFERENCE IS MO-220.
- 4) DRAWING IS NOT TO SCALE.



## PACKAGE INFORMATION (continued)

### QFN-16 (3mmx4mm) Wettable Flank





#### **TOP VIEW**


#### **BOTTOM VIEW**



**SIDE VIEW** 



#### **SECTION A-A**



### NOTE:

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

**RECOMMENDED LAND PATTERN** 

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.