



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



**GENERAL DESCRIPTION**

The XRT83SL34 is a fully integrated Quad (four channel) short-haul line interface unit for T1 (1.544Mbps) 100Ω, E1 (2.048Mbps) 75Ω or 120Ω, or J1 110Ω applications.

In T1 applications, the XRT83SL34 can generate five transmit pulse shapes to meet the short-haul Digital Cross-Connect (DSX-1) template requirements. It also provides programmable transmit pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions.

The XRT83SL34 provides both a parallel **Host** microprocessor interface as well as a **Hardware** mode for programming and control.

Both the B8ZS and HDB3 encoding and decoding functions are selectable as well as AMI. An on-chip crystal-less jitter attenuator with a 32 or 64 bit FIFO can be placed either in the receive or the transmit path with loop bandwidths of less than 3Hz. The

XRT83SL34 provides a variety of loop-back and diagnostic features as well as transmit driver short circuit detection and receive loss of signal monitoring. It supports internal impedance matching for 75Ω, 100Ω, 110Ω and 120Ω for both transmitter and receiver. In the absence of the power supply, the transmit outputs and receive inputs are tri-stated allowing for redundancy applications. The chip includes an integrated programmable clock multiplier that can synthesize T1 or E1 master clocks from a variety of external clock sources.

**APPLICATIONS**

- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks

**Features (See Page 2)**

**FIGURE 1. BLOCK DIAGRAM OF THE XRT83SL34 T1/E1/J1 LIU (HOST MODE)**





FIGURE 2. BLOCK DIAGRAM OF THE XRT83SL34 T1/E1/J1 LIU (HARDWARE MODE)



**FEATURES**


- Fully integrated eight channel short-haul transceivers for E1,T1 or J1 applications
- Programmable Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces
- Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping for both T1 and E1 modes.
- Selectable receiver sensitivity from 0 to 36dB cable loss
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for E1 and 0 to 3dB of cable attenuation for T1 modes
- Supports 75Ω and 120Ω (E1), 100Ω (T1) and 110Ω (J1) applications
- Internal and/or external impedance matching for 75Ω, 100Ω, 110Ω and 120Ω
- Tri-State transmit output and receive input capability for redundancy applications
- Provides High Impedance for Tx and Rx during power off
- Transmit return loss meets or exceeds ETSI 300-166 standard
- On-chip digital clock recovery circuit for high input jitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64-bit FIFO selectable either in transmit or receive path
- On-chip frequency multiplier generates T1 or E1 Master clocks from variety of external clock sources
- High receiver interference immunity
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)
- Receive loss of signal (RLOS) output
- On-chip HDB3/B8ZS/AMI encoder/decoder functions
- QRSS pattern generator and detection for testing and monitoring
- Error and Bipolar Violation Insertion and Detection
- Receiver Line Attenuation Indication Output in 1dB steps
- Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
- Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
- Supports Local Analog, Remote, Digital and Dual Loop-Back Modes
- Meets or exceeds T1 and E1 short-haul network access specifications in ITU G.703, G.775, G.736

- and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411
- Supports both **Hardware** and **Host** (parallel Micro-processor) interface for programming
- Programmable Interrupt
- Low power dissipation
- Logic inputs accept either 3.3V or 5V levels
- Single 3.3V Supply Operation
- 128 pin TQFP package
- -40°C to +85°C Temperature Range

**ORDERING INFORMATION**

| PART NUMBER | PACKAGE                         | OPERATING TEMPERATURE RANGE |
|-------------|---------------------------------|-----------------------------|
| XRT83SL34IV | 128 Lead TQFP (14 x 20 x 1.4mm) | -40°C to +85°C              |

**FIGURE 3. PIN OUT OF THE XRT83SL34**



---

## TABLE OF CONTENTS

|   |           |
|---|-----------|
| <b>GENERAL DESCRIPTION .....</b>  | <b>1</b>  |
| APPLICATIONS .....  | 1         |
| <i>Figure 1. Block Diagram of the XRT83SL34 T1/E1/J1 LIU (Host Mode) .....</i>                    | <i>1</i>  |
| <i>Figure 2. Block Diagram of the XRT83SL34 T1/E1/J1 LIU (Hardware Mode) .....</i>                | <i>2</i>  |
| FEATURES .....  | 2         |
| <b>ORDERING INFORMATION .....</b>   | <b>3</b>  |
| <i>Figure 3. Pin Out of the XRT83SL34 .....</i>   | <i>3</i>  |
| <b>TABLE OF CONTENTS .....</b>  | <b>1</b>  |
| <b>PIN DESCRIPTION BY FUNCTION .....</b>  | <b>4</b>  |
| RECEIVE SECTIONS .....  | 4         |
| TRANSMITTER SECTIONS .....  | 6         |
| MICROPROCESSOR INTERFACE .....  | 8         |
| JITTER ATTENUATOR .....   | 11        |
| CLOCK SYNTHESIZER .....   | 12        |
| ALARM FUNCTION//REDUNDANCY SUPPORT .....  | 13        |
| POWER AND GROUND .....  | 17        |
| <b>FUNCTIONAL DESCRIPTION .....</b>   | <b>18</b> |
| MASTER CLOCK GENERATOR .....  | 18        |
| <i>Figure 4. Two Input Clock Source .....</i>   | <i>18</i> |
| <i>Figure 5. One Input Clock Source .....</i>   | <i>18</i> |
| <b>RECEIVER .....</b>   | <b>19</b> |
| RECEIVER INPUT .....  | 19        |
| <b>TABLE 1: MASTER CLOCK GENERATOR .....</b>  | <b>19</b> |
| RECEIVE MONITOR MODE .....  | 20        |
| RECEIVER LOSS OF SIGNAL (RLOS) .....  | 20        |
| <i>Figure 6. Simplified Diagram of -15dB T1/E1 Short Haul Mode and RLOS Condition .....</i>       | <i>20</i> |
| RECEIVE HDB3/B8ZS DECODER .....   | 21        |
| RECOVERED CLOCK (RCLK) SAMPLING EDGE .....  | 21        |
| <i>Figure 7. Simplified Diagram of -29dB T1/E1 Gain Mode and RLOS Condition .....</i>             | <i>21</i> |
| <i>Figure 8. Receive Clock and Output Data Timing .....</i>                                       | <i>21</i> |
| JITTER ATTENUATOR .....   | 22        |
| GAPPED CLOCK (JA MUST BE ENABLED IN THE TRANSMIT PATH) .....                                      | 22        |
| <b>TABLE 2: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS .....</b>                       | <b>22</b> |
| ARBITRARY PULSE GENERATOR FOR T1 AND E1 .....   | 23        |
| <b>TRANSMITTER .....</b>  | <b>23</b> |
| DIGITAL DATA FORMAT .....   | 23        |
| TRANSMIT CLOCK (TCLK) SAMPLING EDGE .....   | 23        |
| <i>Figure 9. Arbitrary Pulse Segment Assignment .....</i>   | <i>23</i> |
| TRANSMIT HDB3/B8ZS ENCODER .....  | 24        |
| <i>Figure 10. Transmit Clock and Input Data Timing .....</i>                                      | <i>24</i> |
| <b>TABLE 3: EXAMPLES OF HDB3 ENCODING .....</b>   | <b>24</b> |
| <b>TABLE 4: EXAMPLES OF B8ZS ENCODING .....</b>   | <b>24</b> |
| DRIVER FAILURE MONITOR (DMO) .....  | 25        |
| TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT .....  | 25        |
| <b>TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS .....</b>              | <b>25</b> |
| <b>TRANSMIT AND RECEIVE TERMINATIONS .....</b>  | <b>26</b> |
| RECEIVER (CHANNELS 0 - 3) .....   | 26        |
| Internal Receive Termination Mode .....   | 26        |
| <b>TABLE 6: RECEIVE TERMINATION CONTROL .....</b>   | <b>26</b> |
| <i>Figure 11. Simplified Diagram for the Internal Receive and Transmit Termination Mode .....</i> | <i>27</i> |
| <b>TABLE 7: RECEIVE TERMINATIONS .....</b>  | <b>28</b> |

---

---

|   |           |
|---|-----------|
| <b>Figure 12. Simplified Diagram for T1 in the External Termination Mode (RXTSEL= 0)</b> .....        | <b>28</b> |
| TRANSMITTER (CHANNELS 0 - 3) .....  | 29        |
| Transmit Termination Mode .....   | 29        |
| External Transmit Termination Mode .....  | 29        |
| <b>Figure 13. Simplified Diagram for E1 in External Termination Mode (RXTSEL= 0)</b> .....            | <b>29</b> |
| <b>TABLE 8: TRANSMIT TERMINATION CONTROL</b> .....  | <b>29</b> |
| <b>TABLE 9: TERMINATION SELECT CONTROL</b> .....  | <b>29</b> |
| REDUNDANCY APPLICATIONS .....   | 30        |
| <b>TABLE 10: TRANSMIT TERMINATION CONTROL</b> .....   | <b>30</b> |
| <b>TABLE 11: TRANSMIT TERMINATIONS</b> .....  | <b>30</b> |
| TYPICAL REDUNDANCY SCHEMES .....  | 31        |
| <b>Figure 14. Simplified Block Diagram of the Transmit Section for 1:1 &amp; 1+1 Redundancy</b> ..... | <b>32</b> |
| <b>Figure 15. Simplified Block Diagram - Receive Section for 1:1 and 1+1 Redundancy</b> .....         | <b>32</b> |
| <b>Figure 16. Simplified Block Diagram - Transmit Section for N+1 Redundancy</b> .....                | <b>33</b> |
| <b>Figure 17. Simplified Block Diagram - Receive Section for N+1 Redundancy</b> .....                 | <b>34</b> |
| PATTERN TRANSMIT AND DETECT FUNCTION .....  | 35        |
| TRANSMIT ALL ONES (TAOS) .....  | 35        |
| NETWORK LOOP CODE DETECTION AND TRANSMISSION .....  | 35        |
| <b>TABLE 12: PATTERN TRANSMISSION CONTROL</b> .....   | <b>35</b> |
| <b>TABLE 13: LOOP-CODE DETECTION CONTROL</b> .....  | <b>35</b> |
| TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS) .....   | 36        |
| LOOP-BACK MODES .....   | 37        |
| <b>TABLE 14: LOOP-BACK CONTROL IN HARDWARE MODE</b> .....   | <b>37</b> |
| <b>TABLE 15: LOOP-BACK CONTROL IN HOST MODE</b> .....   | <b>37</b> |
| LOCAL ANALOG LOOP-BACK (ALoop) .....  | 38        |
| REMOTE LOOP-BACK (RLoop) .....  | 38        |
| <b>Figure 18. Local Analog Loop-back signal flow</b> .....  | <b>38</b> |
| <b>Figure 19. Remote Loop-back mode with jitter attenuator selected in receive path</b> .....         | <b>38</b> |
| DIGITAL LOOP-BACK (DLoop) .....   | 39        |
| <b>Figure 20. Remote Loop-back mode with jitter attenuator selected in Transmit path</b> .....        | <b>39</b> |
| <b>Figure 21. Digital Loop-back mode with jitter attenuator selected in Transmit path</b> .....       | <b>39</b> |
| DUAL LOOP-BACK .....  | 40        |
| <b>Figure 22. Signal flow in Dual loop-back mode</b> .....  | <b>40</b> |
| <b>MICROPROCESSOR PARALLEL INTERFACE</b> .....  | <b>41</b> |
| <b>TABLE 16: MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION</b> .....                                    | <b>41</b> |
| MICROPROCESSOR REGISTER TABLES .....  | 42        |
| <b>TABLE 17: MICROPROCESSOR REGISTER ADDRESS</b> .....  | <b>42</b> |
| <b>TABLE 18: MICROPROCESSOR REGISTER BIT DESCRIPTION</b> .....  | <b>42</b> |
| MICROPROCESSOR REGISTER DESCRIPTIONS .....  | 45        |
| <b>TABLE 19: MICROPROCESSOR REGISTER #0, BIT DESCRIPTION</b> .....                                    | <b>45</b> |
| <b>TABLE 20: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION</b> .....                                    | <b>46</b> |
| <b>TABLE 21: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION</b> .....                                    | <b>48</b> |
| <b>TABLE 22: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION</b> .....                                    | <b>50</b> |
| <b>TABLE 23: MICROPROCESSOR REGISTER #4, BIT DESCRIPTION</b> .....                                    | <b>52</b> |
| <b>TABLE 24: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION</b> .....                                    | <b>53</b> |
| <b>TABLE 25: MICROPROCESSOR REGISTER #6, BIT DESCRIPTION</b> .....                                    | <b>55</b> |
| <b>TABLE 26: MICROPROCESSOR REGISTER #7, BIT DESCRIPTION</b> .....                                    | <b>56</b> |
| <b>TABLE 27: MICROPROCESSOR REGISTER #8, BIT DESCRIPTION</b> .....                                    | <b>57</b> |
| <b>TABLE 28: MICROPROCESSOR REGISTER #9, BIT DESCRIPTION</b> .....                                    | <b>57</b> |
| <b>TABLE 29: MICROPROCESSOR REGISTER #10, BIT DESCRIPTION</b> .....                                   | <b>58</b> |
| <b>TABLE 30: MICROPROCESSOR REGISTER #11, BIT DESCRIPTION</b> .....                                   | <b>58</b> |
| <b>TABLE 31: MICROPROCESSOR REGISTER #12, BIT DESCRIPTION</b> .....                                   | <b>59</b> |
| <b>TABLE 32: MICROPROCESSOR REGISTER #13, BIT DESCRIPTION</b> .....                                   | <b>59</b> |
| <b>TABLE 33: MICROPROCESSOR REGISTER #14, BIT DESCRIPTION</b> .....                                   | <b>60</b> |

---

---

|  |           |
|--|-----------|
| TABLE 34: MICROPROCESSOR REGISTER #15, BIT DESCRIPTION .....                 | 60        |
| TABLE 35: MICROPROCESSOR REGISTER #64, BIT DESCRIPTION .....                 | 61        |
| <b>CLOCK SELECT REGISTER .....</b>   | <b>62</b> |
| Figure 23. Register 0x81h Sub Registers .....                                | 62        |
| TABLE 36: MICROPROCESSOR REGISTER #65, BIT DESCRIPTION .....                 | 63        |
| TABLE 37: MICROPROCESSOR REGISTER #66, BIT DESCRIPTION .....                 | 64        |
| <b>ELECTRICAL CHARACTERISTICS .....</b>                                      | <b>66</b> |
| TABLE 38: ABSOLUTE MAXIMUM RATINGS .....                                     | 66        |
| TABLE 39: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS .....       | 66        |
| TABLE 40: XRT83SL34 POWER CONSUMPTION .....                                  | 66        |
| TABLE 41: E1 RECEIVER ELECTRICAL CHARACTERISTICS .....                       | 67        |
| TABLE 42: T1 RECEIVER ELECTRICAL CHARACTERISTICS .....                       | 68        |
| TABLE 43: E1 TRANSMIT RETURN LOSS REQUIREMENT .....                          | 68        |
| TABLE 44: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS .....                    | 69        |
| TABLE 45: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS .....                    | 69        |
| Figure 24. ITU G.703 Pulse Template .....                                    | 70        |
| TABLE 46: TRANSMIT PULSE MASK SPECIFICATION .....                            | 70        |
| Figure 25. DSX-1 Pulse Template (normalized amplitude) .....                 | 71        |
| TABLE 47: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS .....         | 71        |
| TABLE 48: AC ELECTRICAL CHARACTERISTICS .....                                | 72        |
| Figure 26. Transmit Clock and Input Data Timing .....                        | 72        |
| MICROPROCESSOR INTERFACE I/O TIMING .....                                    | 73        |
| Intel Interface Timing - Asynchronous .....                                  | 73        |
| Figure 27. Receive Clock and Output Data Timing .....                        | 73        |
| Figure 28. Intel Asynchronous Programmed I/O Interface Timing .....          | 73        |
| TABLE 49: ASYNCHRONOUS MODE 1 - INTEL 8051 AND 80188 INTERFACE TIMING .....  | 74        |
| Motorola Asynchronous Interface Timing .....                                 | 75        |
| Figure 29. Motorola 68K Asynchronous Programmed I/O Interface Timing .....   | 75        |
| TABLE 50: ASYNCHRONOUS - MOTOROLA 68K - INTERFACE TIMING SPECIFICATION ..... | 75        |
| Figure 30. Microprocessor Interface Timing - Reset Pulse Width .....         | 75        |
| <b>ORDERING INFORMATION .....</b>  | <b>76</b> |
| PACKAGE DIMENSIONS - 14x20 MM, 128 PIN PACKAGE .....                         | 76        |
| REVISIONS .....  | 77        |

---

## PIN DESCRIPTION BY FUNCTION

### RECEIVE SECTIONS

| SIGNAL NAME | PIN # | TYPE | DESCRIPTION  |
|-------------|-------|------|--|
| RLOS_0      | 4     | O    | <b>Receiver Loss of Signal for Channel _0</b><br>This output signal goes 'High' for at least one RCLK_0 cycle to indicate loss of signal at the receive 0 input. RLOS will remain "High" for the entire duration of the loss of signal detected by the receiver logic.<br>See "Receiver Loss of Signal (RLOS)" on page 20. |
| RLOS_1      | 28    |      | <b>Receiver Loss of Signal for Channel _1</b>  |
| RLOS_2      | 75    |      | <b>Receiver Loss of Signal for Channel _2</b>  |
| RLOS_3      | 99    |      | <b>Receiver Loss of Signal for Channel _3</b>  |
| RCLK_0      | 5     | O    | <b>Receiver Clock Output for Channel _0</b>  |
| RCLK_1      | 27    |      | <b>Receiver Clock Output for Channel _1</b>  |
| RCLK_2      | 76    |      | <b>Receiver Clock Output for Channel _2</b>  |
| RCLK_3      | 98    |      | <b>Receiver Clock Output for Channel _3</b>  |
| RNEG_0      | 6     | O    | <b>Receiver Negative Data Output for Channel _0 - Dual-Rail mode</b><br>This signal is the receiver negative-rail output data.   |
| LCV_0       |       |      | <b>Line Code Violation Output for Channel _0 - Single-Rail mode</b><br>This signal goes 'High' for one RCLK_0 cycle to indicate a code violation is detected in the received data of Channel _0. If AMI coding is selected, every bipolar violation received will cause this pin to go "High".                             |
| RNEG_1      | 26    |      | <b>Receiver Negative Data Output for Channel _1</b>  |
| LCV_1       |       |      | <b>Line Code Violation Output for Channel _1</b>   |
| RNEG_1      | 77    |      | <b>Receiver Negative Data Output for Channel _2</b>  |
| LCV_2       |       |      | <b>Line Code Violation Output for Channel _2</b>   |
| RNEG_1      | 97    |      | <b>Receiver Negative Data Output for Channel _3</b>  |
| LCV_3       |       |      | <b>Line Code Violation Output for Channel _3</b>   |
| RPOS_0      | 7     | O    | <b>Receiver Positive Data Output for Channel _0 - Dual-Rail mode</b><br>This signal is the receive positive-rail output data sent to the Framers.  |
| RDATA_0     |       |      | <b>Receiver NRZ Data Output for Channel _0 - Single-Rail mode</b><br>This signal is the receive output data.   |
| RPOS_1      | 25    |      | <b>Receiver Positive Data Output for Channel _1</b>  |
| RDATA_1     |       |      | <b>Receiver NRZ Data Output for Channel _1</b>   |
| RPOS_2      | 78    |      | <b>Receiver Positive Data Output for Channel _2</b>  |
| RDATA_2     |       |      | <b>Receiver NRZ Data Output for Channel _2</b>   |
| RPOS_3      | 96    |      | <b>Receiver Positive Data Output for Channel _3</b>  |
| RDATA_3     |       |      | <b>Receiver NRZ Data Output for Channel _3</b>   |
| RTIP_0      | 9     | I    | <b>Receiver Differential Tip Positive Input for Channel _0</b><br>Positive differential receive input from the line.   |
| RTIP_1      | 23    |      | <b>Receiver Differential Tip Positive Input for Channel _1</b>   |
| RTIP_2      | 80    |      | <b>Receiver Differential Tip Positive Input for Channel _2</b>   |
| RTIP_3      | 94    |      | <b>Receiver Differential Tip Positive Input for Channel _3</b>   |

| SIGNAL NAME      | PIN #      | TYPE                                | DESCRIPTION   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
|------------------|------------|-------------------------------------|---|--------|--------|-------------------------------------|---|---|----------------------------|---|---|------|---|---|------|---|---|------|
| RRING_0          | 10         | I                                   | <b>Receiver Differential Ring Negative Input for Channel _0</b><br>Negative differential receive input from the line.   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| RRING_1          | 22         |                                     | <b>Receiver Differential Ring Negative Input for Channel _1</b>   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| RRING_2          | 81         |                                     | <b>Receiver Differential Ring Negative Input for Channel _2</b>   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| RRING_3          | 93         |                                     | <b>Receiver Differential Ring Negative Input for Channel _3</b>   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| RXMUTE           | 73         | I                                   | <b>Receive Muting - Hardware mode</b><br>Connecting this pin 'High' will mute (force to ground) the outputs RPOS_n/ RNEG_n when a LOS condition occurs, to prevent data chattering. This pin is internally pulled "low" consequently muting is normally disabled.<br><b>NOTES:</b><br>1. Internally pulled "Low" with 50kΩ resistor.<br>2. In Hardware mode, all receive channels share the same RXMUTE control function.   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| RDY_DTACK        | 73         | O                                   | <b>Ready Output (Data Transfer Acknowledge Output) - Host mode</b><br>See "Ready Output (Data Transfer Acknowledge Output) - Host Mode" on page 8.  |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| RXRES0<br>RXRES1 | 108<br>109 | I                                   | <b>Receive External Resistor Control Pins - Hardware mode</b><br><b>Receive External Resistor Control Pin 0</b><br><b>Receive External Resistor Control Pin 1</b><br>These pins are used to determine the value of the external Receive fixed resistor according to the following table:<br><table border="1" style="margin: 10px auto;"> <thead> <tr> <th>RXRES1</th> <th>RXRES0</th> <th>Required Fixed External RX Resistor</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>No External Fixed Resistor</td> </tr> <tr> <td>0</td> <td>1</td> <td>240Ω</td> </tr> <tr> <td>1</td> <td>0</td> <td>210Ω</td> </tr> <tr> <td>1</td> <td>1</td> <td>150Ω</td> </tr> </tbody> </table><br><b>NOTE:</b> These pins are internally pulled "Low" with 50kΩ resistor. | RXRES1 | RXRES0 | Required Fixed External RX Resistor | 0 | 0 | No External Fixed Resistor | 0 | 1 | 240Ω | 1 | 0 | 210Ω | 1 | 1 | 150Ω |
| RXRES1           | RXRES0     | Required Fixed External RX Resistor |   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| 0                | 0          | No External Fixed Resistor          |   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| 0                | 1          | 240Ω                                |   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| 1                | 0          | 210Ω                                |   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| 1                | 1          | 150Ω                                |   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| RCLKE            | 106        | I                                   | <b>Receive Clock Edge - Hardware Mode</b><br>Set this pin "High" to sample RPOS_N/RNEG_n on the falling edge of RCLK_n. With this pin tied "Low", output data are updated on the rising edge of RCLK_n.   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |
| μPTS1            |            |                                     | <b>Microprocessor Type Select Input pin 1 - Host mode</b><br>This pin along with μPTS2 (pin 107) is used to select the microprocessor type. See "Microprocessor Type Select Input Pins - Host Mode:" on page 9.<br><b>NOTE:</b> This pin is internally pulled "Low" with a 50kΩ resistor.   |        |        |                                     |   |   |                            |   |   |      |   |   |      |   |   |      |

## TRANSMITTER SECTIONS

| SIGNAL NAME | PIN # | TYPE | DESCRIPTION  |
|-------------|-------|------|--|
| TCLKE       | 107   | I    | <b>Transmit Clock Edge - Hardware Mode</b><br>With this pin set to a "High", transmit input data of all channels are sampled at the rising edge of TCLK_n. With this pin tied "Low", input data are sampled at the falling edge of TCLK_n.   |
| μPTS2       |       |      | <b>Microprocessor Type Select Input pin 2 - Host Mode</b><br>This pin along with μPTS1 (pin 106) selects the microprocessor type. See "Microprocessor Type Select Input Pins - Host Mode:" on page 9.<br><b>NOTE:</b> This pin is internally pulled "Low" with a 50kΩ resistor.                  |
| TTIP_0      | 13    | O    | <b>Transmitter Tip Output for Channel _0</b><br>Positive differential transmit output to the line.   |
| TTIP_1      | 19    |      | <b>Transmitter Tip Output for Channel _1</b>   |
| TTIP_2      | 84    |      | <b>Transmitter Tip Output for Channel _2</b>   |
| TTIP_3      | 90    |      | <b>Transmitter Tip Output for Channel _3</b>   |
| TRING_0     | 15    | O    | <b>Transmitter Ring Output for Channel _0</b><br>Negative differential transmit output to the line.  |
| TRING_1     | 17    |      | <b>Transmitter Ring Output for Channel _1</b>  |
| TRING_2     | 86    |      | <b>Transmitter Ring Output for Channel _2</b>  |
| TRING_3     | 88    |      | <b>Transmitter Ring Output for Channel _3</b>  |
| TPOS_0      | 2     | I    | <b>Transmitter Positive Data Input for Channel _0 - Dual-rail mode</b><br>This signal is the positive-rail input data for transmitter 0.   |
| TDATA_0     |       |      | <b>Transmitter 0 Data Input - Single-Rail mode</b><br>This pin is used as the NRZ input data for transmitter 0.  |
| TPOS_1      | 127   |      | <b>Transmitter Positive Data Input for Channel _1</b>  |
| TDATA_1     |       |      | <b>Transmitter 1 Data Input</b>  |
| TPOS_2      | 104   |      | <b>Transmitter Positive Data Input for Channel _2</b>  |
| TDATA_2     |       |      | <b>Transmitter 2 Data Input</b>  |
| TPOS_3      | 101   |      | <b>Transmitter Positive Data Input for Channel _3</b>  |
| TDATA_3     |       |      | <b>Transmitter 3 Data Input</b><br><b>NOTE:</b> Internally pulled "Low" with a 50kΩ resistor for each channels.  |
| TNEG_0      | 3     | I    | <b>Transmitter Negative NRZ Data Input for Channel _0</b><br><b>Dual-Rail mode</b><br>This signal is the negative-rail input data for transmitter 0.   |
| CODES_0     |       |      | <b>Single-Rail mode</b><br>This pin can be left unconnected.<br><b>Coding Select for Channel _0 - Hardware mode and Single-Rail mode</b><br>Connecting this pin "Low" enables HDB3 in E1 or B8ZS in T1 encoding and decoding for Channel _0. Connecting this pin "High" selects AMI data format. |
| TNEG_1      | 126   |      | <b>Transmitter Negative NRZ Data Input for Channel _1</b>  |
| CODES_1     |       |      | <b>Coding Select for Channel _1</b>  |
| TNEG_2      | 105   |      | <b>Transmitter Negative NRZ Data Input for Channel _2</b>  |
| CODES_2     |       |      | <b>Coding Select for Channel _2</b>  |
| TNEG_3      | 100   |      | <b>Transmitter Negative NRZ Data Input for Channel _3</b>  |
| CODES_3     |       |      | <b>Coding Select for Channel _3</b><br><b>NOTE:</b> Internally pulled "Low" with a 50kΩ resistor for channel _n  |

| SIGNAL NAME                         | PIN # | TYPE | DESCRIPTION   |
|-------------------------------------|-------|------|---|
| TCLK_0                              | 1     | I    | <b>Transmitter Clock Input for Channel _0 - Host mode and Hardware mode E1</b> rate at 2.048MHz $\pm$ 50ppm. T1 rate at 1.544MHz $\pm$ 32ppm.<br>During normal operation TCLK_0 is used for sampling input data at TPOS_0/ TDATA_0 and TNEG_0/CODES_0 while MCLK is used as the timing reference for the transmit pulse shaping circuit.  |
| TCLK_1                              | 128   |      | <b>Transmitter Clock Input for Channel _1</b>   |
| TCLK_2                              | 103   |      | <b>Transmitter Clock Input for Channel _2</b>   |
| TCLK_3                              | 102   |      | <b>Transmitter Clock Input for Channel _3</b><br><i>NOTE: Internally pulled "Low" with a 50k<math>\Omega</math> resistor for all channels.</i>  |
| TAOS_0                              | 69    | I    | <b>Transmit All Ones for Channel _0 - Hardware mode</b><br>Setting this pin "High" enables the transmission of an "All Ones" Pattern from Channel_0. A "Low" level stops the transmission of the "All Ones" Pattern.  |
| TAOS_1                              | 70    |      | <b>Transmit All Ones for Channel _1</b>   |
| TAOS_2                              | 71    |      | <b>Transmit All Ones for Channel _2</b>   |
| TAOS_3                              | 72    |      | <b>Transmit All Ones for Channel _3</b>   |
| $\overline{\text{WR}}_{\text{R/W}}$ | 69    |      | <b>Host mode:</b> these pins act as various microprocessor functions. See "Micro-processor Interface" on page 8.  |
| $\overline{\text{RD}}_{\text{DS}}$  | 70    |      | <i>NOTE: These pins are internally pulled "Low" with a 50k<math>\Omega</math> resistor.</i>   |
| $\overline{\text{ALE}}_{\text{AS}}$ | 71    |      |   |
| $\overline{\text{CS}}$              | 72    |      |   |
| TXON_0                              | 122   | I    | <b>Transmitter Turn On for Channel _0</b><br><b>Hardware mode</b><br>Setting this pin "High" turns on the Transmit Section of Channel_0 and has no control of the Channel_0 receiver. When TXON_0 = "0" then TTIP_0 and TRING_0 driver outputs will be tri-stated.<br><i>NOTE: In <b>Hardware</b> mode only, all receiver channels will be turned on upon power-up and there is no provision to power them off. The receive channels can only be independently powered on or off in <b>Host</b> mode.</i> |
|                                     |       |      | <b>In Host mode</b><br>The TXON_n bits in the channel control registers turn each channel Transmit section ON or OFF. However, control of the transmit on/off function can be transferred to the <b>Hardware</b> pins by setting the TXONCTL bit (bit 6) to "1" in the register at address hex 0x42.  |
| TXON_1                              | 123   |      | <b>Transmitter Turn On for Channel _1</b>   |
| TXON_2                              | 124   |      | <b>Transmitter Turn On for Channel _2</b>   |
| TXON_3                              | 125   |      | <b>Transmitter Turn On for Channel _3</b><br><i>NOTE: Internally pulled "Low" with a 50k<math>\Omega</math> resistor for all channels.</i>  |

## MICROPROCESSOR INTERFACE

| SIGNAL NAME | PIN # | TYPE | DESCRIPTION   |
|-------------|-------|------|---|
| HW_HOST     | 68    | I    | <p><b>Mode Control Input</b></p> <p>This pin selects <b>Hardware</b> or <b>Host mode</b>. Leave this pin unconnected or tie "High" to select <b>Hardware mode</b>.</p> <p>For <b>Host mode</b>, this pin must be tied "Low".</p> <p><i>NOTE: Internally pulled "High" with a 50kΩ resistor.</i></p>   |
| WR_R/W      | 69    | I    | <p><b>Write Input (Read/Write) - Host mode</b></p> <p><b>Intel bus timing:</b> A "Low" pulse on <math>\overline{WR}</math> selects a write operation when <math>\overline{CS}</math> pin is "Low".</p> <p><b>Motorola bus timing:</b> A "High" pulse on <math>R/\overline{W}</math> selects a read operation and a "Low" pulse on <math>R/\overline{W}</math> selects a write operation when <math>\overline{CS}</math> is "Low".</p> |
| TAOS_0      | 69    |      | <p><b>Transmit All "Ones" Channel_0 - Hardware Mode</b></p> <p>See "Transmit All Ones for Channel_0 - Hardware mode" on page 7.</p> <p><i>NOTE: Internally pulled "Low" with a 50kΩ resistor.</i></p>   |
| RD_DS       | 70    | I    | <p><b>Read Input (Data Strobe) - Host Mode</b></p> <p><b>Intel bus timing:</b> A "Low" pulse on <math>\overline{RD}</math> selects a read operation when the <math>\overline{CS}</math> pin is "Low".</p> <p><b>Motorola bus timing:</b> A "Low" pulse on <math>\overline{DS}</math> indicates a read or write operation when the <math>\overline{CS}</math> pin is "Low".</p>  |
| TAOS_1      | 70    |      | <p><b>Transmit All "Ones" Channel_1 - Hardware Mode</b></p> <p>See "Transmit All Ones for Channel_0 - Hardware mode" on page 7.</p> <p><i>NOTE: Internally pulled "Low" with a 50kΩ resistor.</i></p>   |
| ALE_AS      | 71    | I    | <p><b>Address Latch Input (Address Strobe) - Host Mode</b></p> <p><b>Intel bus timing:</b> The address inputs are latched into the internal register on the falling edge of ALE.</p> <p><b>Motorola bus timing:</b> The address inputs are latched into the internal register on the falling edge of AS.</p>  |
| TAOS_2      | 71    |      | <p><b>Transmit All "Ones" Channel_2 - Hardware Mode</b></p> <p>See "Transmit All Ones for Channel_0 - Hardware mode" on page 7.</p> <p><i>NOTE: Internally pulled "Low" with a 50kΩ resistor.</i></p>   |
| CS          | 72    | I    | <p><b>Chip Select Input - Host Mode</b></p> <p>This signal must be "Low" in order to access the parallel port.</p>  |
| TAOS_3      | 72    |      | <p><b>Transmit All "Ones" Channel_3 - Hardware Mode</b></p> <p>See "Transmit All Ones for Channel_0 - Hardware mode" on page 7.</p> <p><i>NOTE: Internally pulled "Low" with a 50kΩ resistor.</i></p>   |
| RDY_DTACK   | 73    | O    | <p><b>Ready Output (Data Transfer Acknowledge Output) - Host Mode</b></p> <p><b>Intel bus timing:</b> RDY is asserted "High" to indicate the device has completed a read or write operation.</p> <p><b>Motorola bus timing:</b> DTACK is asserted "Low" to indicate the device has completed a read or write cycle.</p>   |
| RXMUTE      | 73    | I    | <p><b>Receive Muting - Hardware mode</b></p> <p>See "Receive Muting - Hardware mode" on page 5.</p> <p><i>NOTE: Internally pulled "Low" with a 50kΩ resistor.</i></p>   |

| SIGNAL NAME   | PIN #  | TYPE                          | DESCRIPTION  |       |       |         |   |   |                               |   |   |                       |   |   |                   |   |   |                      |
|---|--|-------------------------------|--|-------|-------|---------|---|---|-------------------------------|---|---|-----------------------|---|---|-------------------|---|---|----------------------|
| <p>μPTS1<br/>μPTS2</p> <p>RCLKE<br/>TCLKE</p>   | <p>106<br/>107</p> <p>106<br/>107</p>  | I                             | <p><b>Microprocessor Type Select Input Pins - Host Mode:</b><br/> <b>Microprocessor Type Select Input Bit 1</b><br/> <b>Microprocessor Type Select Input Bit 2</b></p> <table border="1"> <thead> <tr> <th>μPTS2</th> <th>μPTS1</th> <th>μP Type</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>68HC11, 8051, 80C188 (async.)</td> </tr> <tr> <td>0</td> <td>1</td> <td>Motorola 68K (async.)</td> </tr> <tr> <td>1</td> <td>0</td> <td>Intel x86 (sync.)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Motorola 860 (sync.)</td> </tr> </tbody> </table> <p><b>Receive Clock Edge select - Hardware mode</b><br/>                     See "Receive Clock Edge - Hardware Mode" on page 5.</p> <p><b>Transmit Clock Edge select - Hardware mode</b><br/>                     See "Transmit Clock Edge - Hardware Mode" on page 6.</p> <p><b>NOTE:</b> These pins are internally pulled "Low" with a 50kΩ resistor.</p> | μPTS2 | μPTS1 | μP Type | 0 | 0 | 68HC11, 8051, 80C188 (async.) | 0 | 1 | Motorola 68K (async.) | 1 | 0 | Intel x86 (sync.) | 1 | 1 | Motorola 860 (sync.) |
| μPTS2   | μPTS1  | μP Type                       |  |       |       |         |   |   |                               |   |   |                       |   |   |                   |   |   |                      |
| 0   | 0  | 68HC11, 8051, 80C188 (async.) |  |       |       |         |   |   |                               |   |   |                       |   |   |                   |   |   |                      |
| 0   | 1  | Motorola 68K (async.)         |  |       |       |         |   |   |                               |   |   |                       |   |   |                   |   |   |                      |
| 1   | 0  | Intel x86 (sync.)             |  |       |       |         |   |   |                               |   |   |                       |   |   |                   |   |   |                      |
| 1   | 1  | Motorola 860 (sync.)          |  |       |       |         |   |   |                               |   |   |                       |   |   |                   |   |   |                      |
| <p>D[7]<br/>D[6]<br/>D[5]<br/>D[4]<br/>D[3]<br/>D[2]/<br/>D[1]/<br/>D[0]/<br/>LOOP1_0<br/>LOOP0_0<br/>LOOP1_1<br/>LOOP0_1<br/>LOOP1_2<br/>LOOP0_2<br/>LOOP1_3<br/>LOOP0_3</p> | <p>42<br/>43<br/>44<br/>45<br/>46<br/>47<br/>48<br/>49<br/>42<br/>43<br/>44<br/>45<br/>46<br/>47<br/>48<br/>49</p> | I/O                           | <p><b>Microprocessor Read/Write Data Bus Pins - Host Mode</b><br/> <b>Data Bus[7]</b><br/> <b>Data Bus[6]</b><br/> <b>Data Bus[5]</b><br/> <b>Data Bus[4]</b><br/> <b>Data Bus[3]</b><br/> <b>Data Bus[2]</b><br/> <b>Data Bus[1]</b><br/> <b>Data Bus[0]</b></p> <p><b>Loop-back Control pin, Bits [1:0]_Channel_n - Hardware Mode</b><br/>                     Pins 42 - 49 control which Loop-Back mode is selected per channel. See "Loop-Back Control Pins - Hardware Mode:" on page 14.</p> <p><b>NOTE:</b> Internally pulled "Low" with a 50kΩ resistor.</p>  |       |       |         |   |   |                               |   |   |                       |   |   |                   |   |   |                      |
| <p>μPCLK<br/><br/>ATAOS</p>   | <p>50</p>  | I                             | <p><b>Microprocessor Clock Input - Host Mode</b><br/>                     Input clock for synchronous microprocessor operation. Maximum clock rate is 54 MHz.</p> <p><b>NOTE:</b> This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present.</p> <p><b>Automatic Transmit "All Ones" - Hardware mode</b><br/>                     This pin functions as an Automatic Transmit "All Ones". See "Automatic Transmit "All Ones" Pattern - Hardware Mode" on page 13.</p>   |       |       |         |   |   |                               |   |   |                       |   |   |                   |   |   |                      |

| SIGNAL NAME | PIN # | TYPE | DESCRIPTION  |
|-------------|-------|------|--|
| A[6]        | 57    | I    | <b>Microprocessor Address Pins - Host mode:</b><br><b>Microprocessor Interface Address Bus[6]</b><br><b>Microprocessor Interface Address Bus[5]</b><br><b>Microprocessor Interface Address Bus[4]</b><br><b>Microprocessor Interface Address Bus[3]</b><br><b>Microprocessor Interface Address Bus[2]</b><br><b>Microprocessor Interface Address Bus[1]</b><br><b>Microprocessor Interface Address Bus[0]</b><br><b>Jitter Attenuator Select Pins - Hardware Mode</b><br><b>Jitter Attenuator select pin 1</b><br><b>Jitter Attenuator select pin 0</b><br>See "Jitter Attenuator" on page 11.<br><b>Equalizer Control Pins - Hardware Mode</b><br><b>Equalizer Control Input pin 4</b><br><b>Equalizer Control Input pin 3</b><br><b>Equalizer Control Input pin 2</b><br><b>Equalizer Control Input pin 1</b><br><b>Equalizer Control Input pin 0</b><br>Pins EQC[4:0] select the Receive Equalizer and Transmitter Line Build Out.<br>See "Alarm Function//Redundancy Support" on page 13.<br><i><b>NOTE:</b> Internally pulled "Low" with a 50kΩ resistor.</i> |
| A[5]        | 58    |      |  |
| A[4]        | 59    |      |  |
| A[3]        | 60    |      |  |
| A[2]        | 61    |      |  |
| A[1]        | 62    |      |  |
| A[0]        | 63    |      |  |
| JASEL1      | 57    |      |  |
| JASEL0      | 58    |      |  |
| EQC4        | 59    |      |  |
| EQC3        | 60    |      |  |
| EQC2        | 61    |      |  |
| EQC1        | 62    |      |  |
| EQC0        | 63    |      |  |
| INT         | 119   | I    | <b>Interrupt Output - Host Mode</b><br>This pin goes "Low" to indicate an alarm condition has occurred within the device. Interrupt generation can be globally disabled by setting the GIE bit to "0" in the command control register.   |
| TRATIO      | 119   |      | <b>Transmitter Transformer Ratio Select - Hardware mode</b><br>The function of this pin is to select the transmitter transformer ratio. See "Alarm Function//Redundancy Support" on page 13.<br><i><b>NOTE:</b> This pin is an open drain output and requires an external 10kΩ pull-up resistor.</i>   |

**JITTER ATTENUATOR**

| SIGNAL NAME      | PIN #    | TYPE     | DESCRIPTION   |        |        |         |           |  |           |    |    |   |   |          |       |       |       |   |   |          |   |    |       |   |   |         |   |    |       |   |   |         |   |     |       |
|------------------|----------|----------|---|--------|--------|---------|-----------|--|-----------|----|----|---|---|----------|-------|-------|-------|---|---|----------|---|----|-------|---|---|---------|---|----|-------|---|---|---------|---|-----|-------|
| JASEL0<br>JASEL1 | 58<br>57 | I        | <p><b>Jitter Attenuator Select Pins - Hardware Mode</b><br/> <b>Jitter Attenuator select pin 0</b><br/> <b>Jitter Attenuator select pin 1</b><br/>                     JASEL[1:0] pins are used to place the jitter attenuator in the transmit path, the receive path or to disable it.</p> <table border="1"> <thead> <tr> <th rowspan="2">JASEL1</th> <th rowspan="2">JASEL0</th> <th rowspan="2">JA Path</th> <th colspan="2">JA BW Hz</th> <th rowspan="2">FIFO Size</th> </tr> <tr> <th>T1</th> <th>E1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Disabled</td> <td>-----</td> <td>-----</td> <td>-----</td> </tr> <tr> <td>0</td> <td>1</td> <td>Transmit</td> <td>3</td> <td>10</td> <td>32/32</td> </tr> <tr> <td>1</td> <td>0</td> <td>Receive</td> <td>3</td> <td>10</td> <td>32/32</td> </tr> <tr> <td>1</td> <td>1</td> <td>Receive</td> <td>3</td> <td>1.5</td> <td>64/64</td> </tr> </tbody> </table> | JASEL1 | JASEL0 | JA Path | JA BW Hz  |  | FIFO Size | T1 | E1 | 0 | 0 | Disabled | ----- | ----- | ----- | 0 | 1 | Transmit | 3 | 10 | 32/32 | 1 | 0 | Receive | 3 | 10 | 32/32 | 1 | 1 | Receive | 3 | 1.5 | 64/64 |
| JASEL1           | JASEL0   | JA Path  | JA BW Hz  |        |        |         | FIFO Size |  |           |    |    |   |   |          |       |       |       |   |   |          |   |    |       |   |   |         |   |    |       |   |   |         |   |     |       |
|                  |          |          | T1  | E1     |        |         |           |  |           |    |    |   |   |          |       |       |       |   |   |          |   |    |       |   |   |         |   |    |       |   |   |         |   |     |       |
| 0                | 0        | Disabled | -----   | -----  | -----  |         |           |  |           |    |    |   |   |          |       |       |       |   |   |          |   |    |       |   |   |         |   |    |       |   |   |         |   |     |       |
| 0                | 1        | Transmit | 3   | 10     | 32/32  |         |           |  |           |    |    |   |   |          |       |       |       |   |   |          |   |    |       |   |   |         |   |    |       |   |   |         |   |     |       |
| 1                | 0        | Receive  | 3   | 10     | 32/32  |         |           |  |           |    |    |   |   |          |       |       |       |   |   |          |   |    |       |   |   |         |   |    |       |   |   |         |   |     |       |
| 1                | 1        | Receive  | 3   | 1.5    | 64/64  |         |           |  |           |    |    |   |   |          |       |       |       |   |   |          |   |    |       |   |   |         |   |    |       |   |   |         |   |     |       |
| A[6]<br>A[5]     | 57<br>58 |          | <p><b>Microprocessor Address Bits A[6:5] -Host Mode</b><br/>                     See "Microprocessor Address Pins - Host mode:" on page 10.<br/> <b>NOTE:</b> Internally pulled "Low" with a 50kΩ resistor.</p>   |        |        |         |           |  |           |    |    |   |   |          |       |       |       |   |   |          |   |    |       |   |   |         |   |    |       |   |   |         |   |     |       |

**CLOCK SYNTHESIZER**

| SIGNAL NAME                   | PIN #          | TYPE    | DESCRIPTION   |              |              |              |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
|-------------------------------|----------------|---------|---|--------------|--------------|--------------|---------|---------|----------|--------------|------|------|---|---|---|---|------|------|------|---|---|---|---|------|------|------|---|---|---|---|------|------|------|---|---|---|---|------|------|------|---|---|---|---|------|------|------|---|---|---|---|------|---|---|---|---|---|---|------|---|---|---|---|---|---|------|----|---|---|---|---|---|------|----|---|---|---|---|---|------|----|---|---|---|---|---|------|----|---|---|---|---|---|------|----|---|---|---|---|---|------|----|---|---|---|---|---|------|-----|---|---|---|---|---|------|-----|---|---|---|---|---|------|-----|---|---|---|---|---|------|-----|---|---|---|---|---|------|
| MCLKE1                        | 32             | I       | <p><b>E1 Master Clock Input</b></p> <p>A 2.048MHz clock for with an accuracy of better than <math>\pm 50</math>ppm and a duty cycle of 40% to 60% can be provided at this pin.</p> <p>In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation.</p> <p><b>NOTES:</b></p> <ol style="list-style-type: none"> <li>All channels of the XRT83SL34 must be operated at the same clock rate, either T1, E1 or J1.</li> <li>Internally pulled "Low" with a 50k<math>\Omega</math> resistor.</li> </ol>   |              |              |              |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| CLKSEL0<br>CLKSEL1<br>CLKSEL2 | 37<br>38<br>39 | I       | <p><b>Clock Select inputs for Master Clock Synthesizer - Hardware mode</b></p> <p>CLKSEL[2:0] are input signals to a programmable frequency synthesizer that can be used to generate a master clock from an accurate external clock source according to the following table.</p> <p>The MCLKRATE control signal is generated from the state of EQC[4:0] inputs. See Table 4 for description of Transmit Equalizer Control bits.</p> <p><b>Host Mode:</b> The state of these pins are ignored and the master frequency PLL is controlled by the corresponding interface bits. See Table 35, register address 1000001.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th>MCLKE1 (kHz)</th> <th>MCLKT1 (kHz)</th> <th>CLKSEL2</th> <th>CLKSEL1</th> <th>CLKSEL0</th> <th>MCLKRATE</th> <th>CLKOUT (KHz)</th> </tr> </thead> <tbody> <tr><td>2048</td><td>2048</td><td>0</td><td>0</td><td>0</td><td>0</td><td>2048</td></tr> <tr><td>2048</td><td>2048</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1544</td></tr> <tr><td>2048</td><td>1544</td><td>0</td><td>0</td><td>0</td><td>0</td><td>2048</td></tr> <tr><td>1544</td><td>1544</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1544</td></tr> <tr><td>1544</td><td>1544</td><td>0</td><td>0</td><td>1</td><td>0</td><td>2048</td></tr> <tr><td>2048</td><td>1544</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1544</td></tr> <tr><td>8</td><td>X</td><td>0</td><td>1</td><td>0</td><td>0</td><td>2048</td></tr> <tr><td>8</td><td>X</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1544</td></tr> <tr><td>16</td><td>X</td><td>0</td><td>1</td><td>1</td><td>0</td><td>2048</td></tr> <tr><td>16</td><td>X</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1544</td></tr> <tr><td>56</td><td>X</td><td>1</td><td>0</td><td>0</td><td>0</td><td>2048</td></tr> <tr><td>56</td><td>X</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1544</td></tr> <tr><td>64</td><td>X</td><td>1</td><td>0</td><td>1</td><td>0</td><td>2048</td></tr> <tr><td>64</td><td>X</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1544</td></tr> <tr><td>128</td><td>X</td><td>1</td><td>1</td><td>0</td><td>0</td><td>2048</td></tr> <tr><td>128</td><td>X</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1544</td></tr> <tr><td>256</td><td>X</td><td>1</td><td>1</td><td>1</td><td>0</td><td>2048</td></tr> <tr><td>256</td><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1544</td></tr> </tbody> </table> <p><b>NOTE:</b> These pins are internally pulled "Low" with a 50k<math>\Omega</math> resistor.</p> | MCLKE1 (kHz) | MCLKT1 (kHz) | CLKSEL2      | CLKSEL1 | CLKSEL0 | MCLKRATE | CLKOUT (KHz) | 2048 | 2048 | 0 | 0 | 0 | 0 | 2048 | 2048 | 2048 | 0 | 0 | 0 | 1 | 1544 | 2048 | 1544 | 0 | 0 | 0 | 0 | 2048 | 1544 | 1544 | 0 | 0 | 1 | 1 | 1544 | 1544 | 1544 | 0 | 0 | 1 | 0 | 2048 | 2048 | 1544 | 0 | 0 | 1 | 1 | 1544 | 8 | X | 0 | 1 | 0 | 0 | 2048 | 8 | X | 0 | 1 | 0 | 1 | 1544 | 16 | X | 0 | 1 | 1 | 0 | 2048 | 16 | X | 0 | 1 | 1 | 1 | 1544 | 56 | X | 1 | 0 | 0 | 0 | 2048 | 56 | X | 1 | 0 | 0 | 1 | 1544 | 64 | X | 1 | 0 | 1 | 0 | 2048 | 64 | X | 1 | 0 | 1 | 1 | 1544 | 128 | X | 1 | 1 | 0 | 0 | 2048 | 128 | X | 1 | 1 | 0 | 1 | 1544 | 256 | X | 1 | 1 | 1 | 0 | 2048 | 256 | X | 1 | 1 | 1 | 1 | 1544 |
| MCLKE1 (kHz)                  | MCLKT1 (kHz)   | CLKSEL2 | CLKSEL1   | CLKSEL0      | MCLKRATE     | CLKOUT (KHz) |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 2048                          | 2048           | 0       | 0   | 0            | 0            | 2048         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 2048                          | 2048           | 0       | 0   | 0            | 1            | 1544         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 2048                          | 1544           | 0       | 0   | 0            | 0            | 2048         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 1544                          | 1544           | 0       | 0   | 1            | 1            | 1544         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 1544                          | 1544           | 0       | 0   | 1            | 0            | 2048         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 2048                          | 1544           | 0       | 0   | 1            | 1            | 1544         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 8                             | X              | 0       | 1   | 0            | 0            | 2048         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 8                             | X              | 0       | 1   | 0            | 1            | 1544         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 16                            | X              | 0       | 1   | 1            | 0            | 2048         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 16                            | X              | 0       | 1   | 1            | 1            | 1544         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 56                            | X              | 1       | 0   | 0            | 0            | 2048         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 56                            | X              | 1       | 0   | 0            | 1            | 1544         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 64                            | X              | 1       | 0   | 1            | 0            | 2048         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 64                            | X              | 1       | 0   | 1            | 1            | 1544         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 128                           | X              | 1       | 1   | 0            | 0            | 2048         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 128                           | X              | 1       | 1   | 0            | 1            | 1544         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 256                           | X              | 1       | 1   | 1            | 0            | 2048         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |
| 256                           | X              | 1       | 1   | 1            | 1            | 1544         |         |         |          |              |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |      |      |   |   |   |   |      |   |   |   |   |   |   |      |   |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |    |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |     |   |   |   |   |   |      |

| SIGNAL NAME | PIN # | TYPE | DESCRIPTION   |
|-------------|-------|------|---|
| MCLKT1      | 33    | I    | <p><b>T1 Master Clock Input</b></p> <p>This signal is an independent 1.544MHz clock for T1 systems with required accuracy of better than <math>\pm 50</math>ppm and duty cycle of 40% to 60%. MCLKT1 input is used in the T1 mode.</p> <p><b>NOTES:</b></p> <ol style="list-style-type: none"> <li>All channels of the XRT83SL34 must be operated at the same clock rate, either T1, E1 or J1.</li> <li>See pin 32 description for further explanation for the usage of this pin.</li> <li>Internally pulled "Low" with a 50k<math>\Omega</math> resistor.</li> </ol> |
| MCLKOUT     | 36    | O    | <p><b>Synthesized Master Clock Output</b></p> <p>This signal is the output of the Master Clock Synthesizer PLL which is at T1 or E1 rate based upon the mode of operation.</p>  |

### ALARM FUNCTION//REDUNDANCY SUPPORT

| SIGNAL NAME | PIN # | TYPE | DESCRIPTION  |
|-------------|-------|------|--|
| GAUGE       | 87    | I    | <p><b>Twisted Pair Cable Wire Gauge Select - Hardware mode</b></p> <p>Connect this pin "High" to select 26 Gauge wire. Connect this pin "Low" to select 22 and 24 gauge wire for all channels.</p> <p><b>NOTE:</b> Internally pulled "Low" with a 50k<math>\Omega</math> resistor.</p>   |
| DMO_0       | 64    | O    | <p><b>Driver Failure Monitor Channel _0</b></p> <p>This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycles.</p>   |
| DMO_1       | 65    |      | <b>Driver Failure Monitor Channel _1</b>   |
| DMO_2       | 66    |      | <b>Driver Failure Monitor Channel _2</b>   |
| DMO_3       | 67    |      | <b>Driver Failure Monitor Channel _3</b>   |
| ATAOS       | 50    | I    | <p><b>Automatic Transmit "All Ones" Pattern - Hardware Mode</b></p> <p>A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.</p> <p><b>NOTE:</b> All channels share the same ATAOS input control function.</p> |
| $\mu$ PCLK  |       |      | <p><b>Microprocessor Clock Input - Host Mode</b></p> <p>See "Microprocessor Clock Input - Host Mode" on page 9.</p> <p><b>NOTE:</b> This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present.</p>  |

| SIGNAL NAME  | PIN #  | TYPE                               | DESCRIPTION  |         |         |      |   |   |                                    |   |   |                           |   |   |                            |   |   |                             |
|--|--|------------------------------------|--|---------|---------|------|---|---|------------------------------------|---|---|---------------------------|---|---|----------------------------|---|---|-----------------------------|
| TRATIO   | 119  | I                                  | <p><b>Transmitter Transformer Ratio Select - Hardware Mode</b></p> <p>In <b>external termination mode</b> (TXSEL = 0), setting this pin "High" selects a transformer ratio of 1:2 for the transmitter. A "Low" on this pin sets the transmitter transformer ratio to 1:2.45. In the <b>internal termination mode</b> the transmitter transformer ratio is permanently set to 1:2 and the state of this pin is ignored.</p>   |         |         |      |   |   |                                    |   |   |                           |   |   |                            |   |   |                             |
| $\overline{\text{INT}}$  |  | O                                  | <p><b>Interrupt Output - Host Mode</b></p> <p>This pin is asserted "Low" to indicate an alarm condition. See "Microprocessor Interface" on page 8.</p> <p><b>NOTE:</b> This pin is an open drain output and requires an external 10kΩ pull-up resistor.</p>  |         |         |      |   |   |                                    |   |   |                           |   |   |                            |   |   |                             |
| $\overline{\text{RESET}}$  | 121  | I                                  | <p><b>Hardware Reset (Active "Low")</b></p> <p>When this pin is tied "Low" for more than 10μs, the device is put in the reset state.</p> <p>Pulling <math>\overline{\text{RESET}}</math> and <math>\overline{\text{ICT}}</math> pins "Low" simultaneously will put the chip in factory test mode. This condition should not be permitted during normal operation.</p> <p><b>NOTE:</b> Internally pulled "High" with a 50kΩ resistor.</p>   |         |         |      |   |   |                                    |   |   |                           |   |   |                            |   |   |                             |
| $\overline{\text{SR/DR}}$  | 16   | I                                  | <p><b>Single-Rail/Dual-Rail Data Format</b></p> <p>Connect this pin "Low" to select transmit and receive data format in <b>Dual-rail mode</b>. In this mode, HDB3 or B8ZS encoder and decoder are not available. Connect this pin "High" to select <b>single-rail data format</b>.</p> <p><b>NOTE:</b> Internally pulled "Low" with a 50kΩ resistor.</p>   |         |         |      |   |   |                                    |   |   |                           |   |   |                            |   |   |                             |
| LOOP1_0<br>LOOP0_0<br>LOOP1_1<br>LOOP0_1<br>LOOP1_2<br>LOOP0_2<br>LOOP1_3<br>LOOP0_3 | 42<br>43<br>44<br>45<br>46<br>47<br>48<br>49 | I/O                                | <p><b>Loop-Back Control Pins - Hardware Mode:</b></p> <p>Loop-back control pin 1 - Channel_0<br/>           Loop-back control pin 0 - Channel_0<br/>           Loop-back control pin 1 - Channel_1<br/>           Loop-back control pin 0 - Channel_1<br/>           Loop-back control pin 1 - Channel_2<br/>           Loop-back control pin 0 - Channel_2<br/>           Loop-back control pin 1 - Channel_3<br/>           Loop-back control pin 0 - Channel_3</p> <table border="1"> <thead> <tr> <th>LOOP1_n</th> <th>LOOP0_n</th> <th>MODE</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Normal Mode No Loop-back Channel_n</td> </tr> <tr> <td>0</td> <td>1</td> <td>Local Loop-Back Channel_n</td> </tr> <tr> <td>1</td> <td>0</td> <td>Remote Loop-Back Channel_n</td> </tr> <tr> <td>1</td> <td>1</td> <td>Digital Loop-Back Channel_n</td> </tr> </tbody> </table> | LOOP1_n | LOOP0_n | MODE | 0 | 0 | Normal Mode No Loop-back Channel_n | 0 | 1 | Local Loop-Back Channel_n | 1 | 0 | Remote Loop-Back Channel_n | 1 | 1 | Digital Loop-Back Channel_n |
| LOOP1_n  | LOOP0_n                                      | MODE                               |  |         |         |      |   |   |                                    |   |   |                           |   |   |                            |   |   |                             |
| 0  | 0  | Normal Mode No Loop-back Channel_n |  |         |         |      |   |   |                                    |   |   |                           |   |   |                            |   |   |                             |
| 0  | 1  | Local Loop-Back Channel_n          |  |         |         |      |   |   |                                    |   |   |                           |   |   |                            |   |   |                             |
| 1  | 0  | Remote Loop-Back Channel_n         |  |         |         |      |   |   |                                    |   |   |                           |   |   |                            |   |   |                             |
| 1  | 1  | Digital Loop-Back Channel_n        |  |         |         |      |   |   |                                    |   |   |                           |   |   |                            |   |   |                             |
| D[7]<br>D[6]<br>D[5]<br>D[4]<br>D[3]<br>D[2]<br>D[1]<br>D[0]                         | 42<br>43<br>44<br>45<br>46<br>47<br>48<br>49 |                                    | <p><b>Microprocessor R/W Data bits [7:0] - Host Mode</b></p> <p>These pins are microprocessor data bus pins. See "Microprocessor Read/Write Data Bus Pins - Host Mode" on page 9.</p> <p><b>NOTE:</b> These pins are internally pulled "Low" with a 50kΩ resistor.</p>   |         |         |      |   |   |                                    |   |   |                           |   |   |                            |   |   |                             |

| SIGNAL NAME | PIN #          | TYPE | DESCRIPTION   |        |                |   |          |   |          |
|-------------|----------------|------|---|--------|----------------|---|----------|---|----------|
| EQC4        | 59             | I    | <p><b>Equalizer Control Input 4 - Hardware Mode</b></p> <p>This pin together with EQC[3:0] are used for controlling the transmit pulse shaping, transmit line build-out (LBO), receive monitoring and also to select T1, E1 or J1 Modes of operation. See Table 4 for description of Transmit Equalizer Control bits.</p> <p><b>Equalizer Control Input 3</b></p> <p><b>Equalizer Control Input 2</b></p> <p><b>Equalizer Control Input 1</b></p> <p><b>Equalizer Control Input 0</b></p> <p><b>NOTES:</b></p> <ol style="list-style-type: none"> <li>In <b>Hardware mode</b> all transmit channels share the same pulse setting controls function.</li> <li>All channels of an XRT83SL34 must operate at the same clock rate, either the T1, E1 or J1 modes.</li> </ol>  |        |                |   |          |   |          |
| EQC3        | 60             |      |   |        |                |   |          |   |          |
| EQC2        | 61             |      |   |        |                |   |          |   |          |
| EQC1        | 62             |      |   |        |                |   |          |   |          |
| EQC0        | 63             |      |   |        |                |   |          |   |          |
| A[4]        | 59             |      |   |        |                |   |          |   |          |
| A[3]        | 60             |      |   |        |                |   |          |   |          |
| A[2]        | 61             |      |   |        |                |   |          |   |          |
| A[1]        | 62             |      |   |        |                |   |          |   |          |
| A[0]        | 63             |      | <p><b>Microprocessor Address bits [4:0] - Host Mode</b></p> <p>See "Microprocessor Address Pins - Host mode:" on page 10.</p> <p><b>NOTE:</b> Internally pulled "Low" with a 50kΩ resistor for all channels.</p>  |        |                |   |          |   |          |
| RXTSEL      | 110            | I    | <p><b>Receiver Termination Select</b></p> <p>In Hardware mode, when this pin is "Low" the receive line termination is determined only by the external resistor. When "High", the receive termination is realized by internal resistors or the combination of internal and external resistors. These conditions are described in the table below.</p> <p><b>NOTE:</b> In <b>Hardware mode</b> all channels share the same RXTSEL control function.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>RXTSEL</th> <th>RX Termination</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>External</td> </tr> <tr> <td>1</td> <td>Internal</td> </tr> </tbody> </table> <p>In <b>Host mode</b>, the RXTSEL_n bits in the channel control registers determines if the receiver termination is external or internal. However the function of RXTSEL can be transferred to the Hardware pin by setting the TERCNTL bit (bit 4) to "1" in the register 66 address hex 0x42.</p> <p><b>NOTE:</b> Internally pulled "Low" with a 50kΩ resistor.</p> | RXTSEL | RX Termination | 0 | External | 1 | Internal |
| RXTSEL      | RX Termination |      |   |        |                |   |          |   |          |
| 0           | External       |      |   |        |                |   |          |   |          |
| 1           | Internal       |      |   |        |                |   |          |   |          |
| TXTSEL      | 111            | I    | <p><b>Transmit Termination Select - Hardware Mode</b></p> <p>When this pin is "Low" the transmit line termination is determined only by an external resistor. When "High", the transmit termination is realized only by the internal resistor.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>TXTSEL</th> <th>TX Termination</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>External</td> </tr> <tr> <td>1</td> <td>Internal</td> </tr> </tbody> </table> <p><b>NOTES:</b></p> <ol style="list-style-type: none"> <li>This pin is internally pulled "Low" with a 50kΩ resistor.</li> <li>In <b>Hardware Mode</b> all channels share the same TXTSEL control function.</li> </ol>   | TXTSEL | TX Termination | 0 | External | 1 | Internal |
| TXTSEL      | TX Termination |      |   |        |                |   |          |   |          |
| 0           | External       |      |   |        |                |   |          |   |          |
| 1           | Internal       |      |   |        |                |   |          |   |          |

| SIGNAL NAME             | PIN #      | TYPE        | DESCRIPTION  |         |         |             |   |   |      |   |   |      |   |   |     |   |   |      |
|-------------------------|------------|-------------|--|---------|---------|-------------|---|---|------|---|---|------|---|---|-----|---|---|------|
| TERSEL0<br>TERSEL1      | 113<br>112 | I           | <p><b>Termination Impedance Select pin 0</b><br/><b>Termination Impedance Select pin 1</b></p> <p>In the <b>Hardware mode</b> and in the <b>internal termination mode</b> (TXTSEL="1" and RXTSEL="1"), TERSEL[1:0] control the transmit and receive termination impedance according to the following table.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>TERSEL1</th> <th>TERSEL0</th> <th>Termination</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>100Ω</td> </tr> <tr> <td>0</td> <td>1</td> <td>110Ω</td> </tr> <tr> <td>1</td> <td>0</td> <td>75Ω</td> </tr> <tr> <td>1</td> <td>1</td> <td>120Ω</td> </tr> </tbody> </table> <p>In the <b>internal termination mode</b>, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor (see description of RXRES[1:0] pins).</p> <p>In the <b>internal termination mode</b> the transformer ratio of 1:2 and 1:1 is required for transmitter and receiver respectively with the transmitter output AC coupled to the transformer.</p> <p><b>NOTES:</b></p> <ol style="list-style-type: none"> <li><i>This pin is internally pulled "Low" with a 50kΩ resistor.</i></li> <li><i>In <b>Hardware Mode</b> all channels share the same TERSEL control function.</i></li> </ol> | TERSEL1 | TERSEL0 | Termination | 0 | 0 | 100Ω | 0 | 1 | 110Ω | 1 | 0 | 75Ω | 1 | 1 | 120Ω |
| TERSEL1                 | TERSEL0    | Termination |  |         |         |             |   |   |      |   |   |      |   |   |     |   |   |      |
| 0                       | 0          | 100Ω        |  |         |         |             |   |   |      |   |   |      |   |   |     |   |   |      |
| 0                       | 1          | 110Ω        |  |         |         |             |   |   |      |   |   |      |   |   |     |   |   |      |
| 1                       | 0          | 75Ω         |  |         |         |             |   |   |      |   |   |      |   |   |     |   |   |      |
| 1                       | 1          | 120Ω        |  |         |         |             |   |   |      |   |   |      |   |   |     |   |   |      |
| $\overline{\text{ICT}}$ | 120        | I           | <p><b>In-Circuit Testing (active "Low"):</b></p> <p>When this pin is tied "Low", all output pins are forced to a "High" impedance state for in-circuit testing.</p> <p>Pulling <math>\overline{\text{RESET}}</math> and <math>\overline{\text{ICT}}</math> pins "Low" simultaneously will put the chip in factory test mode. This condition should not be permitted during normal operation.</p> <p><b>NOTE:</b> <i>Internally pulled "High" with a 50kΩ resistor.</i></p>   |         |         |             |   |   |      |   |   |      |   |   |     |   |   |      |

**POWER AND GROUND**

| SIGNAL NAME | PIN # | TYPE | DESCRIPTION  |
|-------------|-------|------|--|
| TGND_0      | 12    | **** | Transmitter Analog Ground for Channel _0                           |
| TGND_1      | 20    |      | Transmitter Analog Ground for Channel _1                           |
| TGND_2      | 83    |      | Transmitter Analog Ground for Channel _2                           |
| TGND_3      | 91    |      | Transmitter Analog Ground for Channel _3                           |
| TVDD_0      | 14    | **** | Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _0      |
| TVDD_1      | 18    |      | Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _1      |
| TVDD_2      | 85    |      | Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _2      |
| TVDD_3      | 89    |      | Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _3      |
| RVDD_0      | 8     | **** | Receiver Analog Positive Supply (3.3V± 5%) for Channel _0          |
| RVDD_1      | 24    |      | Receiver Analog Positive Supply (3.3V± 5%) for Channel _1          |
| RVDD_2      | 79    |      | Receiver Analog Positive Supply (3.3V± 5%) for Channel _2          |
| RVDD_3      | 95    |      | Receiver Analog Positive Supply (3.3V± 5%) for Channel _3          |
| RGND_0      | 11    | **** | Receiver Analog Ground for Channel _0                              |
| RGND_1      | 21    |      | Receiver Analog Ground for Channel _1                              |
| RGND_2      | 82    |      | Receiver Analog Ground for Channel _2                              |
| RGND_3      | 92    |      | Receiver Analog Ground for Channel _3                              |
| VDDPLL_1    | 30    | **** | Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%) |
| VDDPLL_2    | 31    |      | Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%) |
| AVDD        | 40    |      | Analog Positive Supply (3.3V± 5%)                                  |
| GNDPLL_1    | 34    | **** | Analog Ground for Master Clock Synthesizer PLL                     |
| GNDPLL_2    | 35    |      | Analog Ground for Master Clock Synthesizer PLL                     |
| AGND        | 41    |      | Analog Ground  |
| DVDD        | 29    | **** | Digital Positive Supply (3.3V± 5%)                                 |
| DVDD        | 51    |      | Digital Positive Supply (3.3V± 5%)                                 |
| DVDD        | 52    |      | Digital Positive Supply (3.3V± 5%)                                 |
| DVDD        | 53    |      | Digital Positive Supply (3.3V± 5%)                                 |
| DVDD        | 115   |      | Digital Positive Supply (3.3V± 5%)                                 |
| DVDD        | 116   |      | Digital Positive Supply (3.3V± 5%)                                 |
| DGND        | 54    | **** | Digital Ground   |
| DGND        | 55    |      | Digital Ground   |
| DGND        | 56    |      | Digital Ground   |
| DGND        | 74    |      | Digital Ground   |
| GND         | 114   |      | Ground   |
| DGND        | 117   |      | Digital Ground   |
| DGND        | 118   |      | Digital Ground   |

**FUNCTIONAL DESCRIPTION**

The XRT83SL34 is a fully integrated four channel short-haul transceiver intended for T1, J1 or E1 systems. Simplified block diagrams of the device are shown in Figure 1, **Host** mode and Figure 2, **Hardware** mode.

In T1 applications, the XRT83SL34 can generate five transmit pulse shapes to meet the short-haul Digital Cross-connect (DSX-1) template requirement. The operation and configuration of the XRT83SL34 can be controlled through a parallel microprocessor **Host** interface or **Hardware** control.

**MASTER CLOCK GENERATOR**


Using a variety of external clock sources, the on-chip frequency synthesizer generates the T1 (1.544MHz) or E1 (2.048MHz) master clocks necessary for the transmit pulse shaping and receive clock recovery circuit.

There are two master clock inputs MCLKE1 and MCLKT1. In systems where both T1 and E1 master clocks are available these clocks can be connected to the respective pins. All channels of a given XRT83SL34 must be operated at the same clock rate, either T1, E1 or J1 modes.

In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. T1 or E1 master clocks can be generated from 8kHz, 16kHz, 56kHz, 64kHz, 128kHz and 256kHz external clocks under the control of CLKSEL[2:0] inputs according to Table 1.

**NOTE:** EQC[4:0] determine the T1/E1 operating mode. See **Table 5** for details.

**FIGURE 4. TWO INPUT CLOCK SOURCE**



**FIGURE 5. ONE INPUT CLOCK SOURCE**




TABLE 1: MASTER CLOCK GENERATOR

| MCLKE1<br>kHz | MCLKT1<br>kHz | CLKSEL2 | CLKSEL1 | CLKSEL0 | MCLKRATE | MASTER CLOCK<br>kHz |
|---------------|---------------|---------|---------|---------|----------|---------------------|
| 2048          | 2048          | 0       | 0       | 0       | 0        | 2048                |
| 2048          | 2048          | 0       | 0       | 0       | 1        | 1544                |
| 2048          | 1544          | 0       | 0       | 0       | 0        | 2048                |
| 1544          | 1544          | 0       | 0       | 1       | 1        | 1544                |
| 1544          | 1544          | 0       | 0       | 1       | 0        | 2048                |
| 2048          | 1544          | 0       | 0       | 1       | 1        | 1544                |
| 8             | x             | 0       | 1       | 0       | 0        | 2048                |
| 8             | x             | 0       | 1       | 0       | 1        | 1544                |
| 16            | x             | 0       | 1       | 1       | 0        | 2048                |
| 16            | x             | 0       | 1       | 1       | 1        | 1544                |
| 56            | x             | 1       | 0       | 0       | 0        | 2048                |
| 56            | x             | 1       | 0       | 0       | 1        | 1544                |
| 64            | x             | 1       | 0       | 1       | 0        | 2048                |
| 64            | x             | 1       | 0       | 1       | 1        | 1544                |
| 128           | x             | 1       | 1       | 0       | 0        | 2048                |
| 128           | x             | 1       | 1       | 0       | 1        | 1544                |
| 256           | x             | 1       | 1       | 1       | 0        | 2048                |
| 256           | x             | 1       | 1       | 1       | 1        | 1544                |

In **Host** mode the programming is achieved through the corresponding interface control bits, the state of the CLKSEL[2:0] control bits and the state of the MCLKRATE interface control bit.

## RECEIVER

In **Hardware** mode all receive channels are turned on upon power-up and there is no provision supplied to power them off. In **Host** mode, each receiver channel can be individually powered on or off with its respective channel RXON\_n bit. See "Microprocessor Register #0, Bit Description" on page 45.

### RECEIVER INPUT

At the receiver input, a cable attenuated AMI signal can be coupled to the receiver through a capacitor or a 1:1 transformer. The input signal is first applied to a selective equalizer for signal conditioning. The maximum equalizer gain is up to 36 dB for both T1 and E1 modes. The equalized signal is subsequently applied to a peak detector which in turn controls the equalizer settings and the data slicer. The slicer threshold for both E1 and T1 is typically set at 50% of the peak amplitude at the equalizer output. After the slicers, the digital representation of the AMI signals are applied to the clock and data recovery circuit. The recovered data subsequently goes through the jitter attenuator and decoder (if selected) for HDB3 or B8ZS decoding before being applied to the RPOS\_n/RDATA\_n and RNEG\_n/LCV\_n pins. Clock recovery is accomplished by a digital phase-locked loop (DPLL) which does not require any external components and can tolerate high levels of input jitter that meets or exceeds the ITU-G.823 and TR-TSY000499 standards.

**RECEIVE MONITOR MODE**

In applications where Monitor mode is desired, the equalizer can be configured in a gain mode which handles input signals attenuated resistively up to 29dB, along with 0 to 6dB cable attenuation for both T1 and E1 applications, refer to Table 5 for details. This feature is available in both **Hardware** and **Host** modes.

**RECEIVER LOSS OF SIGNAL (RLOS)**

For compatibility with ITU G.775 requirements, the RLOS monitoring function is implemented using both analog and digital detection schemes. If the analog RLOS condition occurs, a digital detector is activated to count for 32 consecutive zeros in E1 (4096 bits in Extended Los mode, EXLOS = "1") or 175 consecutive zeros in T1 before RLOS is asserted. RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and meets 12.5% ones density of 4 ones in a 32 bit window, with no more than 16 consecutive zeros for E1. In T1 mode, RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and contains 16 ones in a 128 bit window with no more than 100 consecutive zeros in the data stream. When loss of signal occurs, RLOS register indication and register status will change. If the RLOS register enable is set high (enabled), the alarm will trigger an interrupt causing the interrupt pin (INT) to go low. Once the alarm status register has been read, it will automatically reset upon read (RUR), and the INT pin will return high.

**Analog RLOS**


**Setting the Receiver Inputs to -15dB T1/E1 Short Haul Mode**

By setting the receiver inputs to -15dB T1/E1 short haul mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +15dB normalizing the T1/E1 input signal.

*NOTE: This is the only setting that refers to cable loss (frequency), not flat loss (resistive).*

Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+15dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -24dB (-15dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -21dB. See Figure 6 for a simplified diagram.

**FIGURE 6. SIMPLIFIED DIAGRAM OF -15dB T1/E1 SHORT HAUL MODE AND RLOS CONDITION**



**Setting the Receiver Inputs to -29dB T1/E1 Gain Mode**


By setting the receiver inputs to -29dB T1/E1 gain mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +29dB normalizing the T1/E1 input signal.

*NOTE: This is the only setting that refers to flat loss (resistive). All other modes refer to cable loss (frequency).*

Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+29dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is

typically -38dB (-29dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total flat loss of -35dB. See Figure 7 for a simplified diagram.

FIGURE 7. SIMPLIFIED DIAGRAM OF -29dB T1/E1 GAIN MODE AND RLOS CONDITION




**RECEIVE HDB3/B8ZS DECODER**

The Decoder function is available in both **Hardware** and **Host** modes on a per channel basis by controlling the TNEG\_n/CODES\_n pin or the CODES\_n interface bit. The decoder function is only active in single-rail Mode. When selected, receive data in this mode will be decoded according to HDB3 rules for E1 and B8ZS for T1 systems. Bipolar violations that do not conform to the coding scheme will be reported as Line Code Violation at the RNEG\_n/LCV\_n pin of each channel. The length of the LCV pulse is one RCLK cycle for each code violation. In E1mode only, an excessive number of zeros in the receive data stream is also reported as an error at the same output pin. If AMI decoding is selected in single rail mode, every bipolar violation in the receive data stream will be reported as an error at the RNEG\_n/LCV\_n pin.

**RECOVERED CLOCK (RCLK) SAMPLING EDGE**

This feature is available in both **Hardware** and **Host** modes on a global basis. In **Host** mode, the sampling edge of RCLK output can be changed through the interface control bit RCLKE. If a "1" is written in the RCLKE interface bit, receive data output at RPOS\_n/RDATA\_n and RNEG\_n/LCV\_n are updated on the falling edge of RCLK for all eight channels. Writing a "0" to the RCLKE register, updates the receive data on the rising edge of RCLK. In **Hardware** mode the same feature is available under the control of the RCLKE pin.

FIGURE 8. RECEIVE CLOCK AND OUTPUT DATA TIMING



**JITTER ATTENUATOR**

To reduce phase and frequency jitter in the recovered clock, the jitter attenuator can be placed in the receive signal path. The jitter attenuator uses a data FIFO (First In First Out) with a programmable depth that can vary between 2x32 and 2x64. The jitter attenuator can also be placed in the transmit signal path or disabled altogether depending upon system requirements. The jitter attenuator, other than using the master clock as reference, requires no external components. With the jitter attenuator selected, the typical throughput delay from input to output is 16 bits for 32 bit FIFO size or 32 bits for 64 bit FIFO size. When the read and write pointers of the FIFO in the jitter attenuator are within two bits of over-flowing or under-flowing, the bandwidth of the jitter attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this situation occurs, the jitter attenuator will not attenuate input jitter until the read/write pointer's position is outside the two bits window. Under normal condition, the jitter transfer characteristic meets the narrow bandwidth requirement as specified in ITU- G.736, ITU- I.431 and AT&T Pub 62411 standards.

In T1 mode the Jitter Attenuator Bandwidth is always set to 3Hz. In E1 mode, the bandwidth can be reduced through the JABW control signal. When JABW is set "High" the bandwidth of the jitter attenuator is reduced from 10Hz to 1.5Hz. Under this condition the FIFO length is automatically set to 64 bits and the 32 bits FIFO length will not be available in this mode. Jitter attenuator controls are available on a per channel basis in the **Host** mode and on a global basis in the **Hardware** mode.

**GAPPED CLOCK (JA MUST BE ENABLED IN THE TRANSMIT PATH)**

The XRT83SL34 LIU is ideal for multiplexer or mapper applications where the network data crosses multiple timing domains. As the higher data rates are de-multiplexed down to T1 or E1 data, stuffing bits are removed which can leave gaps in the incoming data stream. If the jitter attenuator is enabled in the transmit path, the 32-Bit or 64-Bit FIFO is used to smooth the gapped clock into a steady T1 or E1 output. The maximum gap width of the 8-Channel LIU is shown in Table 2.

**TABLE 2: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS**

| FIFO DEPTH | MAXIMUM GAP WIDTH |
|------------|-------------------|
| 32-Bit     | 20 UI             |
| 64-Bit     | 50 UI             |

**NOTE:** If the LIU is used in a loop timing system, the jitter attenuator should be enabled in the receive path.