

16V, 4A, 1.3MHz Synchronous Step-Down Converter

DESCRIPTION

The MP2207 is an internally compensated 1.3MHz fixed frequency PWM synchronous step-down regulator with a 3V to 6V bias supply (V_{CC}). MP2207 operates from a 3V to 16V input and generates an adjustable output voltage from 0.8V to 0.9xV_{IN} at up to 4A load current.

The MP2207 integrates an $80m\Omega$ high-side switch and an $80m\Omega$ synchronous rectifier for high efficiency without an external Schottky diode. With peak current mode control and internal compensation, it is stable with a output ceramic capacitor and a small inductor. Fault protection includes hiccup short-circuit protection, cycle-by-cycle current limiting and thermal shutdown. Other features include frequency synchronization and internal soft-start.

The MP2207 is available in small 3mm x 3mm 10-lead QFN and SOIC8E packages.


FEATURES


- 4A Output Current
- Input Supply Range: 3V to 16V
- 80mΩ Internal Power MOSFET Switches
- All Ceramic Output Capacitors Design
- Up to 95% Efficiency
- 1.3MHz Fixed Switching Frequency
- Adjustable Output from 0.8V to 0.9xV_{IN}
- Internal Soft-Start
- Frequency Synchronization Input
- Thermal Shutdown
- Cycle-by-Cycle Current Limiting
- Hiccup Short Circuit Protection
- 10-lead, 3mm x 3mm QFN and SOIC8E Packages.

APPLICATIONS

- µP/ASIC/DSP/FPGA Core and I/O Supplies
- Printers and LCD TVs
- Network and Telecom Equipment
- Point of Load Regulators

TYPICAL APPLICATION





[&]quot;MPS" and "The Future of Analog IC Technology" are Trademarks of Monolithic Power Systems, Inc.




ORDERING INFORMATION

Part Number*	Package	Top Marking	Temperature		
MP2207DQ	QFN10 (3mm x 3mm)	S9	–40°C to +85°C		
Part Number**	Package	Top Marking	Temperature		
MP2207DN	SOIC8E	MP2207DN	–40°C to +85°C		

^{*} For Tape & Reel, add suffix –Z (eg. MP2207DQ–Z). For RoHS Compliant Packaging, add suffix –LF (eg. MP2207DQ–LF–Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

IN to GND	0.3V to +18V
SW to GND	
2.5V	to $V_{IN} + 2.5V$ for < 50 ns
FB, EN/SYNC, VCC to GN	D0.3V to +6.5V
BS to SW	
Continuous Power Dissip	oation (T _A = +25°C) (2)
QFN10 (3mm x 3mm)	2.5W
SOIC8E	2.5W
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	65°C TO +150°C

Recommended Operating	ng Conditions (3)
Supply Voltage V _{IN}	3V to 16V
Bias Voltage V _{CC}	3V to 6V
Output Voltage Vout	0.8V to 0.9 x V_{IN}
Operating Temperature	40°C to +85°C

Thermal Res	sistance (4)	$\boldsymbol{\theta}_{JA}$	$oldsymbol{ heta}_{JC}$	
QFN10 (3mm	x 3mm)	50	12	°C/W
SOIC8E		50	10	°C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)- T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

^{**} For Tape & Reel, add suffix –Z (eg. MP2207DN–Z). For RoHS Compliant Packaging, add suffix –LF (eg. MP2207DN–LF–Z)



ELECTRICAL CHARACTERISTICS (5)

 V_{CC} = 3.6V, V_{IN} =12V, T_A = +25°C, unless otherwise noted.

Parameters	Condition	Min	Тур	Max	Units
V _{CC} Supply Current	$V_{EN} = V_{CC}$ $V_{FB} = 0.85V$		750		μА
V _{CC} Shutdown Current	$V_{EN} = 0V, V_{CC} = 6V$		1		μΑ
V _{CC} Under Voltage Lockout Threshold	Rising Edge		2.8	2.95	V
V _{CC} Under Voltage Lockout Hysteresis			200		mV
IN Shutdown Current	V _{EN} = 0V		4		μΑ
IN Under Voltage Lockout Threshold, Rising Edge			2.85	2.95	٧
IN Under Voltage Lockout Hysteresis			300		mV
Regulated FB Voltage	T _A = +25°C	0.780	0.800	0.820	V
	-40°C ≤ T _A ≤ +85°C	0.772		0.828	V
FB Input Current	V _{FB} = 0.85V	-50	1	50	nA
EN High Threshold	-40°C ≤ T _A ≤ +85°C	1.6			7
EN Low Threshold	-40°C ≤ T _A ≤ +85°C			0.4	V
Internal Soft-Start Time			120		μs
High-Side Switch On-Resistance	I _{SW} = 300mA		80		mΩ
Low-Side Switch On-Resistance	I _{SW} = -300mA		80		mΩ
SW Leakage Current	$V_{EN} = 0V; V_{IN} = 12V$ $V_{SW} = 0V \text{ or } 12V$	–10		10	μΑ
BS Under Voltage Lockout Threshold			1.8		V
High-Side Switch Current Limit	Sourcing		6.5		Α
Low-Side Switch Current Limit	Sinking		3.5		Α
Oscillator Frequency		1	1.3	1.6	MHz
Maximum Synch Frequency			2		MHz
Minimum Synch Frequency			1		MHz
Minimum On Time			50		ns
Maximum Duty Cycle			90		%
Thermal Shutdown Threshold	Hysteresis = 20°C		150		°C

Note:

⁵⁾ Production test at +25°C. Specifications over the temperature range are guaranteed by design and characterization.




PIN FUNCTIONS


SOICE Pin#	QFN Pin#	Name	Description
5	6	VCC	Bias Supply. This supplies power to both the internal control circuit and the gate drivers. A decoupling capacitor to ground is required close to this pin.
3	4, 7	IN	Input Supply. This supplies power to the high side switch. A decoupling capacitor to ground is required close to this pin to reduce switching spikes.
6, 7	3, 8	sw	Switch Node Connection to the Inductor. These pins connect to the internal high and low-side power MOSFET switches. All SW pins must be connected together externally.
2	2, 9	GND	Ground. Connect these pins with larger copper areas to the negative terminals of the input and output capacitors.
4	5	BS	Bootstrap. A capacitor between this pin and SW provides a floating supply for the high-side gate driver.
1	1	FB	Feedback. This is the input to the error amplifier. An external resistive divider connected between the output and GND is compared to the internal 0.8V reference to set the regulation voltage.
8	10	EN/SYNC	Enable and Frequency Synchronization Input Pin. Forcing this pin below 0.4V shuts down the part. Forcing this pin above 1.6V turns on the part. Applying a 1MHz to 2MHz clock signal to this pin synchronizes the internal oscillator frequency to the external source.




TYPICAL PERFORMANCE CHARACTERISTICS

 V_{CC} = 5V, V_{OUT} = 1.8V, T_A = +25°C, unless otherwise noted.










TYPICAL PERFORMANCE CHARACTERISTICS

LOAD CURRENT (A)

V_{CC} = 5V, V_{OUT} = 1.8V, T_A = +25°C, unless otherwise noted. (continued)



LOAD CURRENT (A)

LOAD CURRENT (A)



FUNCTIONAL BLOCK DIAGRAM




Figure 1—Functional Block Diagram



FUNCTIONAL DESCRIPTION

PWM Control

The MP2207 is a constant frequency peak-current-mode control PWM switching regulator. Refer to the functional block diagram. The high side N-Channel DMOS power switch turns on at the beginning of each clock cycle. The current in the inductor increases until the PWM current comparator trips to turn off the high side DMOS switch. The peak inductor current at which the current comparator shuts off the high side power switch is controlled by the COMP voltage at the output of feedback error amplifier. The transconductance from the COMP voltage to the output current is set at 11.25A/V.

This current-mode control greatly simplifies the compensation feedback design approximating the switching converter as a single-pole system. Only Type II compensation network is needed, which is integrated into the MP2207. The loop bandwidth is adjusted by changing the upper resistor value of the resistor divider at the FB pin. The internal compensation in the MP2207 simplifies the compensation design, minimizes external component counts, flexibility keeps the of external compensation for optimal stability and transient response.

Enable and Frequency Synchronization (EN/SYNC PIN)

This is a dual function input pin. Forcing this pin below 0.4V for longer than 4us shuts down the part; forcing this pin above 1.6V for longer than 4µs turns on the part. Applying a 1MHz to 2MHz clock signal to this pin also synchronizes the internal oscillator frequency to the external clock. When the external clock is used, the part turns on after detecting the first few clocks regardless of duty cycles. If any ON or OFF period of the clock is longer than 4µs, the signal will be intercepted as an enable input and disables the synchronization.

Soft-Start and Output Pre-Bias Startup

When the soft-start period starts, an internal current source begins charging an internal soft-start capacitor. During soft-start, the voltage on the soft-start capacitor is connected to the non-inverting input of the error amplifier. The soft-start period lasts until the voltage on the soft-start capacitor exceeds the reference voltage of

0.8V. At this point the reference voltage takes over at the non-inverting error amplifier input. The soft-start time is internally set at 120µs. If the output of the MP2207 is pre-biased to a certain voltage during startup, the IC will disable the switching of both high-side and low-side switches until the voltage on the internal soft-start capacitor exceeds the sensed output voltage at the FB pin.

Over Current Protection

The MP2207 offers cycle-to-cycle current limiting for both high-side and low-side switches. The high-side current limit is relatively constant regardless of duty cycles. When the output is shorted to ground, causing the output voltage to drop below 70% of its nominal output, the IC is shut down momentarily and begins discharging the soft start capacitor. It will restart with a full soft-start when the soft- start capacitor is fully discharged. This hiccup process is repeated until the fault is removed.

Bootstrap (BST PIN)

The gate driver for the high-side N-channel DMOS power switch is supplied by a bootstrap capacitor connected between the BS and SW pins. When the low-side switch is on, the capacitor is charged through an internal boost diode. When the high-side switch is on and the high-side switch turns off, the voltage on the bootstrap capacitor is boosted above the input voltage and the internal bootstrap diode prevents the capacitor from discharging.

Input UVLO

Both VCC and IN pins have input UVLO detection. Until both VCC and IN voltage exceed under voltage lockout threshold, the parts remain in shutdown condition. There are also under voltage lockout hysesteres at both VCC and IN pins.

Vcc Power Supply

Vcc is the power supply of both the internal control circuit and the gate drivers.

Generally, the Vcc power supply could be provided directly by a proper power rail or generated from other Vcc generation circuits. For instance, figure 4 shows a typical Vcc generation circuit for VOUT=5V application.

It is noteworthy that the voltage applied on the Vcc pin should never be higher than 6V.



APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the output voltage (see Figure 1). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Figure 1). The relation between R1 and feedback loop bandwidth (f_{C}), output capacitance (C_{O}) is as follows:

$$R1(K\Omega) = \frac{1.24 \times 10^6}{f_C(KHz) \times C_O(uF)}.$$

The feedback loop bandwidth (f_C) is no higher than $1/10^{th}$ of switching frequency of MP2207. In the case of ceramic capacitor as C_O , it's usually set to be in the range of 50KHz and 150KHz for optimal transient performance and good phase margin. If electrolytic capacitor is used, the loop bandwidth is no higher than $1/4^{th}$ of the ESR zero frequency (f_{ESR}). f_{ESR} is given by:

$$f_{\text{ESR}} = \frac{1}{2\pi \times R_{\text{ESR}} \times C_{\text{O}}}$$

For example, choose f_C =70KHz with ceramic capacitor, C_O =47uF, R1 is estimated to be 400K Ω . R2 is then given by:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.8V} - 1}$$

Table 1—Resistor Selection vs. Output Voltage Setting

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	L (µH)	C _{OUT} (ceramic)
1.2	400	806	0.47µH-1µH	47µF
1.5	400	453	0.47µH-1µH	47µF
1.8	400	316	0.47µH-1µH	47µF
2.5	400	187	0.47μΗ-1μΗ	47µF
3.3	400	127	0.47μΗ-1μΗ	47µF

Selecting the Inductor

A $0.47\mu H$ to $1\mu H$ inductor with DC current rating at least 25% higher than the maximum load current is recommended for most applications. For best efficiency, the inductor DC resistance shall be $<10m\Omega$. See Table 2 for recommended inductors and manufacturers. For most designs, the inductance value can be derived from the following equation:

$$L = \frac{V_{OUT} x (V_{IN} - V_{OUT})}{V_{IN} x \Delta I_{I} x f_{OSC}}$$

where ΔI_{\perp} is Inductor Ripple Current. Choose inductor ripple current approximately 30% of the maximum load current, 4A.The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$

Under light load conditions, larger inductance is recommended for improved efficiency

Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input and switching noise from the device. The input capacitor impedance at the switching frequency shall be less than input source impedance to prevent high frequency switching current passing to the input. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 47µF capacitor is sufficient.

Table 2—Suggested	Surface Mount	Inductors
-------------------	---------------	-----------

Manufacturer	Part Number	Inductance (µH)	Max DCR (mΩ)	Current Rating (A)	Dimensions L x W x H (mm3)
Wurth Electronic	S		•		
	744310055	0.55	4.5	14	7×6.9×3
	744310095	0.95	7.4	11	7×6.9×3
TOKO					
	B1015AS-1R0N	1	11	6.9	8.4×8.3×4

Output Capacitor Selection



The output capacitor keeps output voltage ripple small and ensures regulation loop stable. The output capacitor impedance shall be low at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended. If electrolytic capacitor is used, pay attention to output ripple voltage, extra heating, and the selection of feedback resistor R1 (refer to "Output Voltage Setting" section) due to large ESR of electrolytic capacitor. The output ripple ΔV_{OUT} is approximately:

$$\Delta V_{\text{OUT}} \leq \frac{V_{\text{OUT}} x (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} x f_{\text{OSC}} x L} x (\text{ESR} + \frac{1}{8 x f_{\text{OSC}} x C3})$$

External Schottky Diode

For this part, an external schottky diode is recommended to be placed close to "SW" and "GND" pins, especially when the output current is larger than 2A.

With the external schottky diode, the voltage spike and negative kick on "SW" pin can be minimized; moreover, the conversion efficiency can also be improved a little.

For the external schottky diode selection, it's noteworthy that the maximum reverse voltage rating of the external diode should be larger than the maximum input voltage. As for the current rating of this diode, 0.5A rating should be sufficient.






PCB LAYOUT


PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance. If change is necessary, please follow these guidelines as follows. Here, the typical application circuit is taken as an example to illustrate the key layout rules should be followed.


- 1) For MP2207, a PCB layout with >=4 layers is recommended.
- 2) The high current paths (GND, IN and SW) should be placed very close to the device with short, direct and wide traces.

- 3) Two input ceramic capacitors $(10\mu F\sim 22\mu F)$ are strongly recommended to be placed on both sides of the MP2207DQ package and keep them as close as possible to the "IN" and "GND" pins.
- 4) A RC low pass filter is recommended for VCC supply. The Vcc decoupling capacitor must be placed as close as possible to "VCC" pin and "GND" pin.
- 5) The external feedback resistors shall be placed next to the FB pin. Keep the FB trace as short as possible.
- 6) Keep the switching node SW short and away from the feedback network.



Top Layer





Inner Layer 2

GND

Bottom Layer

Figure 2 —Recommended PCB Layout



APPLICATION CIRCUIT




Figure 3 — Typical Application Circuit of MP2207






Figure 4 —MP2207 with a Vcc Generation Circuit

© 2016 MPS. All Rights Reserved.




PACKAGE INFORMATION






TOP VIEW


BOTTOM VIEW



SIDE VIEW



DETAIL A




RECOMMENDED LAND PATTERN

NOTE:


- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VEED-5.
- 5) DRAWING IS NOT TO SCALE.



SOIC8E (EXPOSED PAD)



TOP VIEW



0.0075(0.19)

0.0098(0.25)

BOTTOM VIEW


SIDE VIEW

0.010(0.25) x 45°


0.020(0.50)

SEE DETAIL "A"

GAUGE PLANE 0.010(0.25) BSC



FRONT VIEW



RECOMMENDED LAND PATTERN

NOTE:



- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.