Analog Multiplexer/ Demultiplexer

High-Performance Silicon-Gate CMOS

The MC74LVXT4051 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to $V_{EE}). \label{eq:control}$

The LVXT4051 is similar in pinout to the LVX8051, the HC4051A, and the metal-gate MC14051B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel–Select and Enable inputs are compatible with standard TTL levels. These inputs are over–voltage tolerant (OVT) for level translation from 6.0 V down to 3.0 V.

This device has been designed so the ON resistance (R_{ON}) is more linear over input voltage than the R_{ON} of metal-gate CMOS analog switches and High-Speed CMOS analog switches.

Features

- Select Pins Compatible with TTL Levels
- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Analog Power Supply Range $(V_{CC} V_{EE}) = -3.0 \text{ V}$ to +3.0 V
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.5$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate, HSL, or VHC Counterparts
- Low Noise
- Designed to Operate on a Single Supply with $V_{EE} = GND$, or Using Split Supplies up to $\pm 3.0 \text{ V}$
- Break-Before-Make Circuitry
- These Devices are Pb-Free and are RoHS Compliant



ON Semiconductor®


http://onsemi.com






SOIC-16 D SUFFIX CASE 751B TSSOP-16 DT SUFFIX CASE 948F

PIN ASSIGNMENT



MARKING DIAGRAMS





TSSOP-16

LVXT4051 = Specific Device Code A = Assembly Location

WL, L = Wafer Lot
Y = Year
WW, W = Work Week
G or = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

FUNCTION TABLE

Cont	rol Inp			
		Select	t	
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	X3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	Х	Χ	Χ	NONE

X = Don't Care




Figure 1. Logic Diagram
Single-Pole, 8-Position Plus Common Off

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LVXT4051DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74LVXT4051DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74LVXT4051DTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74LVXT4051DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MAXIMUM RATINGS

Symbol	P	arameter	Value	Unit
V _{EE}	Negative DC Supply Voltage	(Referenced to GND)	-7.0 to +0.5	V
V _{CC}	Positive DC Supply Voltage	(Referenced to GND) (Referenced to V _{EE})	-0.5 to +7.0 -0.5 to +7.0	V
V _{IS}	Analog Input Voltage		$V_{EE} - 0.5$ to $V_{CC} + 0.5$	V
V _{IN}	Digital Input Voltage	(Referenced to GND)	-0.5 to 7.0	V
I	DC Current, Into or Out of Any Pin		±20	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case fo	r 10 Seconds	260	°C
TJ	Junction Temperature under Bias		+150	°C
$\theta_{\sf JA}$	Thermal Resistance	SOIC TSSOP	143 164	°C/W
P _D	Power Dissipation in Still Air,	SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% – 35%	UL 94-V0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	> 2000 > 200 > 1000	V
I _{LATCHUP}	Latchup Performance	Above V _{CC} and Below GND at 125°C (Note 4)	±300	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Tested to EIA/JESD22-A114-A.
- 2. Tested to EIA/JESD22-A115-A.
- 3. Tested to JESD22-C101-A.
- 4. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{EE}	Negative DC Supply Voltage	(Referenced to GND)	-6.0	GND	V
V _{CC}	Positive DC Supply Voltage	(Referenced to GND) (Referenced to V _{EE})	2.5 2.5	6.0 6.0	V
V _{IS}	Analog Input Voltage		V _{EE}	V _{CC}	V
V _{IN}	Digital Input Voltage	(Note 5) (Referenced to GND)	0	6.0	V
T _A	Operating Temperature Range, All Package Types		-55	125	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs)	$V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 2. Failure Rate vs. Time Junction Temperature

^{5.} Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

			Voc	V _{CC} Guaranteed Limit				
Symbol	Parameter	Condition	٧	-55 to 25°C	≤85°C	≤125°C	Unit	
V _{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs		3.0 4.5 5.5	2.0 2.0 2.0	2.0 2.0 2.0	2.0 2.0 2.0	>	
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs		3.0 4.5 5.5	0.5 0.8 0.8	0.5 0.8 0.8	0.5 0.8 0.8	V	
I _{IN}	Maximum Input Leakage Current, Channel–Select or Enable Inputs	V _{IN} = 6.0 or GND	0 V to 6.0 V	±0.1	±1.0	±1.0	μА	
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and $V_{IS} = V_{CC}$ or GND	6.0	4.0	40	80	μА	

DC ELECTRICAL CHARACTERISTICS - Analog Section

			V _{CC}	V _{EE}	Guara	nteed Lim	nit	
Symbol	Parameter	Test Conditions	V	VEE	–55 to 25°C	≤85°C	≤125°C	Unit
R _{ON}	Maximum "ON" Resistance	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ $ I_S = 2.0 \text{ mA (Figure 3)}$	3.0 4.5 3.0	0 0 -3.0	86 37 26	108 46 33	120 55 37	Ω
ΔR _{ON}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ $ I_S = 2.0 \text{ mA}$	3.0 4.5 3.0	0 0 -3.0	15 13 10	20 18 15	20 18 15	Ω
l _{off}	Maximum Off–Channel Leakage Current, Any One Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or GND};$ Switch Off (Figure 3)	5.5 +3.0	0 -3.0	0.1 0.1	0.5 0.5	1.0 1.0	μΑ
	Maximum Off–Channel Leakage Current, Common Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or GND};$ Switch Off (Figure 4)	5.5 +3.0	0 -3.0	0.2 0.2	2.0 2.0	4.0 4.0	
I _{on}	Maximum On-Channel Leakage Current, Channel-to-Channel	$V_{in} = V_{IL}$ or V_{IH} ; Switch-to-Switch = V_{CC} or GND; (Figure 5)	5.5 +3.0	0 -3.0	0.2 0.2	2.0 2.0	4.0 4.0	μΑ

AC CHARACTERISTICS (Input $t_r = t_f = 3 \text{ ns}$)

						Guara	nteed Lim	nit	
			v _{cc}	V _{EE}	–55 to	25°C			
Symbol	Parameter	Test Conditions	٧	V	Min	Тур*	≤85°C	≤125°C	Unit
t _{BBM}	Minimum Break-Before-Make Time	$ \begin{array}{l} V_{IN} = V_{IL} \text{ or } V_{IH} \\ V_{IS} = V_{CC} \\ R_L = 300 \ \Omega, \ C_L = 35 \ pF \\ \text{(Figures 11 and 12)} \end{array} $	3.0 4.5 3.0	0.0 0.0 -3.0	1.0 1.0 1.0	6.5 5.0 3.5	- - -	- - -	ns

^{*}Typical Characteristics are at 25°C.

AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 3 \text{ ns}$)

						Guar	anteed	Limit			
		V _{CC}	V _{EE}	-5	5 to 25	°C	≤8	5°C	≤12	25°C	
Symbol	Parameter	V	VEE	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} ,	Maximum Propagation Delay, Channel-Select	2.5	0			40		45		50	ns
t _{PHL}	to Analog Output (Figures 15 and 16)	3.0	0			28		30		35	
		4.5	0			23		25		30	
		3.0	-3.0			23		25		28	
t_{PLZ} ,	Maximum Propagation Delay, Enable to Analog	2.5	0			40		45		50	ns
t _{PHZ}	Output (Figures 13 and 14)	3.0	0			28		30		35	
		4.5	0			23		25		30	
		3.0	-3.0			23		25		28	
t _{PZL} ,	Maximum Propagation Delay, Enable to Analog	2.5	0			40		45		50	ns
t _{PZH}	Output (Figures 13 and 14)	3.0	0			28		30		35	
		4.5	0			23		25		30	
		3.0	-3.0			23		25		28	

			Typical @ 25°C, V _{CC} = 5.0 V, V _{EE} = 0 V	
C_{PD}	Power Dissipation Capacitance (Figure	17) (Note 6)	45	pF
C _{IN}	Maximum Input Capacitance, Channel-	Select or Enable Inputs	10	pF
C _{I/O}	Maximum Capacitance (All Switches Off)	Analog I/O Common O/I Feedthrough	10 10 1.0	pF

^{6.} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			v _{cc}	V _{EE}	Тур	
Symbol	Parameter	Condition	V	V	25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response	$V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ Ref and Test Attn = 10 dB Source Amplitude = 0 dB (Figure 6)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	80 80 80 80	MHz
V _{ISO}	Off-Channel Feedthrough Isolation	f = 1 MHz; V _{IS} = ½ (V _{CC} – V _{EE}) Adjust Network Analyzer output to 10 dBm on each output from the power splitter. (Figures 7 and 8)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-70 -70 -70 -70	dB
V _{ONL}	Maximum Feedthrough On Loss	$V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ Adjust Network Analyzer output to 10 dBm on each output from the power splitter. (Figure 10)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-2 -2 -2 -2	dB
Q	Charge Injection	$V_{IN} = V_{CC}$ to V_{EE} , $f_{IS} = 1$ kHz, $t_r = t_f = 3$ ns $R_{IS} = 0$ Ω , $C_L = 1000$ pF, $Q = C_L * \Delta V_{OUT}$ (Figure 9)	5.0 3.0	0.0 -3.0	9.0 12	pC
THD	Total Harmonic Distortion THD + Noise	$\begin{split} &f_{IS}=1\text{ MHz, R}_L=10\text{ K}\Omega\text{, C}_L=50\text{ pF,}\\ &V_{IS}=5.0\text{ V}_{PP}\text{ sine wave}\\ &V_{IS}=6.0\text{ V}_{PP}\text{ sine wave}\\ &(\text{Figure 18}) \end{split}$	6.0 3.0	0.0 -3.0	0.10 0.05	%





Figure 3. On Resistance, Test Set-Up






Figure 4. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up

Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 6. Maximum On Channel Bandwidth, Test Set-Up




Figure 7. Maximum Off Channel Feedthrough Isolation, Test Set-Up





Figure 8. Maximum Common-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.




Figure 9. Charge Injection, Test Set-Up




Figure 10. Maximum On Channel Feedthrough On Loss, Test Set-Up




Figure 11. Break-Before-Make, Test Set-Up

Figure 12. Break-Before-Make Time





Figure 13. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance.

Figure 14. Propagation Delay, Test Set-Up Channel Select to Analog Out




Figure 15. Propagation Delays, Enable to Analog Out




Figure 16. Propagation Delay, Test Set-Up Enable to Analog Out




Figure 17. Power Dissipation Capacitance, Test Set-Up




Figure 18. Total Harmonic Distortion, Test Set-Up

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5 \text{ V} = \text{logic high}$$

 $GND = 0 \text{ V} = \text{logic low}$

The maximum analog voltage swing is determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In this example, the difference between V_{CC} and V_{EE} is five volts. Therefore, using the configuration of Figure 20, a maximum analog signal of five volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and

outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{EE}$$
 – GND = 0 to – 6 volts
 V_{CC} – GND = 2.5 to 6 volts
 V_{CC} – V_{EE} = 2.5 to 6 volts
and V_{EE} ≤ GND

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external Germanium or Schottky diodes (D_x) are recommended as shown in Figure 21. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 19. Application Example




Figure 20. Application Example




Figure 21. External Germanium or Schottky Clipping Diodes





Figure 22. Function Diagram, LVXT4051

PACKAGE DIMENSIONS

TSSOP-16 CASE 948F **ISSUE B**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS.

 - FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD FLASH OR GATE BURRS SHALL NOT
 EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE
 DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08
 (0.003) TOTAL IN EXCESS OF THE K
 DIMENSION AT MAXIMUM MATERIAL
 CONDITION. CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR

 - 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	ETERS INC		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
ſ	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
Κ	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
٦	6.40		0.252 BSC		
M	0°	8°	0°	8 °	

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


SOIC-16 CASE 751B-05 ISSUE K B-B-P8PL D 16 PL R X 45° R X 45° M D 16 PL D 0.25 (0.010) M T B S A S

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D
 DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
7	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the unare registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product products are not application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if suc

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative