

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# IS34MW02G084/164 IS35MW02G084/164

2Gb SLC-4b ECC 1.8V X8/X16 NAND FLASH MEMORY STANDARD NAND INTERFACE



## 2Gb(x8/x16) 1.8V NAND FLASH MEMORY with 4b ECC

#### **FEATURES**

## Flexible & Efficient Memory **Architecture**

- Memory Cell: 1bit/Memory Cell

- Organization: 256Mb x8 /128Mb x16

- X8:

- Memory Cell Array: (256M + 8M) x 8bit

- Data Register: (2K + 64) x 8bit

- Page Size: (2K + 64) Byte

- Block Erase: (128K + 4K) Byte

- X16:

- Memory Cell Array: (128M + 4M) x 16bit

- Data Register: (1K + 32) x 16bit

- Page Size: (1K + 32) Byte

- Block Erase: (64K + 2K) Byte

### **Highest performance**

- Read Performance

- Random Read: 25us (Max.)

- Serial Access: 45ns (Max.)

- Write Performance

- Program time: 300us - typical - Block Erase time: 3ms - typical

#### Low Power with Wide Temp. Ranges

- Single 1.8V (1.7V to 1.95V) Voltage Supply
- 15 mA Active Read Current
- 10 μA Standby Current
- Temp Grades:
  - Industrial: -40°C to +85°C
  - Extended: -40°C to +105°C
  - Automotive, A1: -40°C to +85°C
  - Automotive, A2: -40°C to +105°C

## **Reliable CMOS Floating Gate Technology**

ECC Requirement: X8 - 4bit/512Byte X16 - 4bit/256Word

Endurance: 100K Program/Erase cycles

Data Retention: 10 years

#### **Efficient Read and Program modes**

- Command/Address/Data Multiplexed I/O Interface
- Command Register Operation
- Automatic Page 0 Read at Power-Up Option
  - Boot from NAND support
  - Automatic Memory Download
- NOP: 4 cycles
- Cache Program Operation for High Performance Program
- Cache Read Operation
- Copy-Back Operation
- EDO mode
- OTP operation
- Two-Plane Operation
- Bad-Block-Protect

#### **Advanced Security Protection**

- Hardware Data Protection:
  - Program/Erase Lockout during Power **Transitions**

#### **Industry Standard Pin-out & Packages**

- T =48-pin TSOP (Type I) (1)
- B =63-ball VFBGA

#### Notes:

1. Call Factory for TSOP (Type I) x16



#### GENERAL DESCRIPTION

The IS34/35MW2G084/164 are 256Mx8/128Mx16 bit with spare 8Mx8/4Mx16 bit capacity. The devices are offered in 1.8V Vcc Power Supply. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased.

The device contains 2,048 blocks, composed by 64 pages consisting in two NAND structures of 32 series connected Flash cells. A program operation allows to write the 2,112-Byte page in typical 300us and an erase operation can be performed in typical 3ms on a 128K-Byte for X8 device block (or 64K-Word for x16 device block).

Data in the page mode can be read out at 45ns cycle time per Word. The I/O pins serve as the ports for address and command inputs as well as data input/output.

The copy back function allows the optimization of defective blocks management: when a page program operation fails, the data can be directly programmed in another page inside the same array section without the time consuming serial data insertion phase.

The cache program feature allows the data insertion in the cache register while the data register is copied into the Flash array.

This pipelined program operation improves the program throughput when long files are written inside the memory. A cache read feature is also implemented. This feature allows to dramatically improving the read throughput when consecutive pages have to be streamed out. This device includes extra feature: Automatic Read at Power Up.



## **TABLE OF CONTENTS**

FE	ATURES	2
GE	NERAL DESCRIPTION	3
TAI	BLE OF CONTENTS	4
1.	PIN CONFIGURATION	6
2.	PIN DESCRIPTIONS	9
3.	BLOCK DIAGRAM	10
4.	OPERATION DESCRIPTION	14
5.	ELECTRICAL CHARACTERISTICS	16
	5.1 ABSOLUTE MAXIMUM RATINGS (1)	16
	5.2 Recommended Operating Conditions	16
	5.3 DC CHARACTERISTICs	17
	5.4 Valid Block	17
	5.5 AC Measurement Condition	18
	5.6 AC PIN CAPACITANCE (TA = 25°C, VCC=1.8V, 1MHz)	18
	5.7 Mode Selection	18
	5.8 ROGRAM/ERASE PERFORMANCne	19
	5.9 AC CHARACTERISTICS for address/ command/data input	19
	5.10 AC CHARACTERISTICS for Operation	20
6.	TIMING DIAGRAMS	21
	6.1 Command Latch Cycle	21
	6.2 Address Latch Cycle	21
	6.3 Input Data Latch Cycle	22
	6.4 Serial Access Cycle after Read (CLE=L, WE#=H, ALE=L)	22
	6.5 Serial Access Cycle after Read (EDO Type CLE=L, WE#=H, ALE=L)	23
	6.6 Status Read Cycle	23
	6.7 Read Operation (One PAGE)	24
	6.8 Read Operation (Intercepted by CE#)	24
	6.9 Random Data Output In a Page	25
	6.10 Page program Operation	25
	6.11 Page Program Operation with Random Data Input	26
	6.12 Copy-Back Operation with Random Data InpuT	26
	6.13 Cache Program Operation	27
	6.14 Block Erase Operation	27
	6.15 Cache Read Operation	28
	6.16 Read ID Operation	29
	6.17 TWo-plane Page Read Operation with Two-Plane Random Data Out	30
	6.18 two-plane Cache Read Operation	31
	6.19 Two-plane Program Operation	33






	6.20 two-plane Cache Program Operation	34
	6.21 READ Two Plane Block Erase Operation	35
7.	ID Definition Table	36
8.	DEVICE OPERATION	38
	8.1 Page READ OPERATION	38
	8.2 Page Program	40
	8.3 Cache Program	41
	8.4 Copy-Back Program	42
	8.5 Block Erase	43
	8.6 Read Status	43
	8.7 Read ID	45
	8.8 Reset	46
	8.9 Cache Read	47
	8.10 Two-Plane Page Read	48
	8.11 Two-Plane Cache Read	49
	8.12 Two-Plane Page Program	50
	8.13 Two-Plane Copy Back Program	51
	8.14 Two-Plane Cache Program	54
	8.15 Two-Plane Block Erase	55
	8.16 Ready/Busy#	56
	8.17 Data Protection and Power Up Sequence	57
	8.18 Write Protect Operation	58
9.	INVALID BLOCK AND ERROR MANAGEMENT	60
	9.1 Mask Out Initial Invalid Block(s)	60
	9.2 Identifying Initial Invalid Block(s) and Block Replacement Management	60
	9.3 ERRor in Read or Write operation	62
	9.4 Addressing for PROGRAM operation	67
	9.5 System Interface Using CE# NOT Care operation	68
10.	PACKAGE TYPE INFORMATION	69
	10.1 48-Pin TSOP (TYPE I) Package (T)	69
	10.2 63-BALL VFBGA Package (B)	70
11.	ORDERING INFORMATION – Valid Part Numbers	71



## 1. PIN CONFIGURATION

## 48-pin TSOP (Type I)





## 63-ball VFBGA (x8)

## Balls Down, Top View

A1 NC B1 NC	A2 NC							A9 NC B9 NC	(A 10) NC (B 10) NC (D)
		C3 WP#	C4 ALE	C5 VSS	C6 CE#	C7 WE#	C8 R/B#		
		D3) NC	D4 RE#	D5 CLE	D6 NC	D7) NC	D8 NC		
		E3 NC	E4 NC	E5 NC	(E6) NC	E7 NC	(E8) NC		
		F3 NC	(F4) NC	(F5) NC	(F6) NC	F7 VSS	F8 NC		
		G3 NC	G4 VCC <sup>(1)</sup>	(G5) NC	(G6) NC	(G7) NC	(G8) NC		
		(H3) NC	H4 I/O0	(H5) NC	(H6) NC	(H7) NC	H8 VCC		
		J3 ) NC	J4 I/O1	(J5) NC	J6 VCC	J7 I/O5	J8 I/O7		
		КЗ	K4	K5	<b>K6</b>	K7	K8 VSS		
(L1)	(L2)	VSS	I/O2	I/O3	I/O4	I/O6	v55	L9 NC	L 10 NC
NC M1 NC	NC M2 NC							M9 NC	M 10 NC

## Note:

1. These pins might not be bonded in the package; however it is recommended to connect these pins to the designated external sources for ONFI compatibility.



## 63-ball VFBGA (x16)

## Balls Down, Top View

A1 NC B1 NC	A2 NC							A9 NC B9 NC	A 10 NC B 10 NC
		C3 WP#	C4 ALE	C5 VSS	C6 CE#	C7 WE#	C8 R/B#		
		D3 VCC	D4 RE#	D5 CLE	D6 NC	D7 NC	(D8) NC		
		(E3) NC	E4 NC	E5 NC	(E6) NC	E7 NC	(E8) NC		
		F3 NC	(F4) NC	(F5) NC	(F6) NC	F7 VSS	(F8) NC		
		G3 NC	G4 VCC	(G5) NC	G6 I/O13	<mark>G7</mark> I/O15	G8 NC		
		H3 I/O8	H4 I/O0	H5 I/O10	H6 I/O12	H7 I/O14	H8 VCC		
		J3 I/O9	J4 I/O1	J5 I/O11	J6 VCC	J7 I/O5	J8 I/O7		
		K3 VSS	K4 I/O2	K5 I/O3	K6 I/O4	K7 I/O6	K8 VSS		
(L1) NC	L2 NC	VSS	1/02	1/03	1/04	1/00	VOO	(L9) NC	L 10 NC
M1 NC	M2 NC							M9) NC	M 10 NC



## 2. PIN DESCRIPTIONS

Pin Name	Pin Function
I/O0 ~ I/O7 (X8)	DATA INPUTS/OUTPUTS
I/O0 ~ I/O15 (X16)	The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
CLE	COMMAND LATCH ENABLE The CLE input controls the activating path for commands sent to the internal command registers. Commands are latched into the command register through the I/O ports on the rising edge of the WE# signal with CLE high.
ALE	ADDRESS LATCH ENABLE The ALE input controls the activating path for addresses sent to the internal address registers. Addresses are latched into the address register through the I/O ports on the rising edge of WE# with ALE high.
CE#	CHIP ENABLE The CE# input is the device selection control. When the device is in the Busy state, CE# high is ignored, and the device does not return to standby mode in program or erase operation. Regarding CE# control during read operation, refer to 'Page read' section of Device operation.
RE#	READ ENABLE The RE# input is the serial data-out control, and when it is active low, it drives the data onto the I/O bus. Data is valid tREA after the falling edge of RE# which also increments the internal column address counter by one.
WE#	WRITE ENABLE The WE# input controls writes to the I/O ports. Commands, address and data are latched on the rising edge of the WE# pulse.
WP#	WRITE PROTECT The WP# pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the WP# pin is active low.
R/B#	READY/BUSY OUTPUT The R/B# output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in progress and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
VCC	POWER VCC is the power supply for device.
VSS	GROUND
N.C.	NO CONNECTION Lead is not internally connected.

Note: Connect all VCC and VSS pins of each device to common power supply outputs. Do not leave VCC or VSS disconnected.



## 3. BLOCK DIAGRAM




Figure 3.1 Functional Block Diagram(x8)




Figure 3.2 Array Organization(x8)



## Table 3.1 ARRAY Address (x8)

	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	Address
1 <sup>st</sup> cycle	A <sub>0</sub>	A <sub>1</sub>	<b>A</b> <sub>2</sub>	<b>A</b> <sub>3</sub>	<b>A</b> <sub>4</sub>	<b>A</b> <sub>5</sub>	<b>A</b> <sub>6</sub>	<b>A</b> <sub>7</sub>	Column Address
2 <sup>nd</sup> cycle	<b>A</b> 8	<b>A</b> 9	A <sub>10</sub>	A <sub>11</sub>	*L	*L	*L	*L	Column Address
3 <sup>rd</sup> cycle	A <sub>12</sub>	<b>A</b> <sub>13</sub>	A <sub>14</sub>	<b>A</b> <sub>15</sub>	A <sub>16</sub>	<b>A</b> <sub>17</sub>	<b>A</b> <sub>18</sub>	<b>A</b> <sub>19</sub>	Row Address
4 <sup>th</sup> cycle	A <sub>20</sub>	A <sub>21</sub>	A <sub>22</sub>	A <sub>23</sub>	A <sub>24</sub>	A <sub>25</sub>	A <sub>26</sub>	<b>A</b> 27	Row Address
5 <sup>th</sup> cycle	A <sub>28</sub>	*L	*L	*L	*L	*L	*L	*L	Row Address

- 1. Column Address: Starting Address of the Register.
- 2. \*L must be set to "Low".
- 3. The device ignores any additional input of address cycles than required.
- 4. A<sub>18</sub> is for Plane Address setting.






Figure 3.3 Functional Block Diagram(x16)




Figure 3.4 Array Organization(x8)



## Table 3.2 ARRAY Address (x16)

	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	Address
1 <sup>st</sup> cycle	<b>A</b> <sub>0</sub>	<b>A</b> <sub>1</sub>	<b>A</b> <sub>2</sub>	<b>A</b> <sub>3</sub>	<b>A</b> <sub>4</sub>	<b>A</b> <sub>5</sub>	<b>A</b> <sub>6</sub>	<b>A</b> <sub>7</sub>	Column Address
2 <sup>nd</sup> cycle	<b>A</b> <sub>8</sub>	<b>A</b> 9	A <sub>10</sub>	*L	*L	*L	*L	*L	Column Address
3 <sup>rd</sup> cycle	A <sub>11</sub>	A <sub>12</sub>	A <sub>13</sub>	A <sub>14</sub>	A <sub>15</sub>	A <sub>16</sub>	<b>A</b> 17	A <sub>18</sub>	Row Address
4 <sup>th</sup> cycle	<b>A</b> <sub>19</sub>	A <sub>20</sub>	<b>A</b> <sub>21</sub>	A <sub>22</sub>	A <sub>23</sub>	<b>A</b> <sub>24</sub>	A <sub>25</sub>	A <sub>26</sub>	Row Address
5 <sup>th</sup> cycle	<b>A</b> <sub>27</sub>	*L	*L	*L	*L	*L	*L	*L	Row Address

- 1. Column Address: Starting Address of the Register.
- 2. \*L must be set to "Low".
- 3. The device ignores any additional input of address cycles than required. 4.  $A_{17}$  is for Plane Address setting.



#### 4. OPERATION DESCRIPTION

The IS34/35MW02G084/164 are 2Gbit memory organized as 128K rows (pages) by 2,112x8 columns. Spare 64x8 columns are located from column address of 2,048~2,111. A 2,112-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 2,048 separately erasable 128K-byte blocks. It indicates that the bit-by-bit erase operation is prohibited on the device.

The device has addresses multiplexed into 8 or 16 I/Os. This scheme dramatically reduces pin counts and allows system upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE# to low while CE# is low. Those are latched on the rising edge of WE#. Command Latch Enable (CLE) and Address Latch Enable (ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset Command, Status Read Command, etc require just one cycle bus. Some other commands, like page read and block erase and page program, require two cycles: one cycle for setup and the other cycle for execution.

In addition to the enhanced architecture and interface, the device incorporates copy-back program feature from one page to another page without need for transporting the data to and from the external buffer memory.



#### **Table 4.1 Command Set**

Function	1 <sup>st</sup> Cycle	2 <sup>nd</sup> Cycle	Acceptable Command during Busy
Read	00h	30h	
Read for Copy-Back	00h	35h	
Read ID	90h	-	
Reset	FFh	-	0
Page Program	80h	10h	
Copy-Back Program	85h	10h	
Block Erase	60h	D0h	
Random Data Input (1)	85h	-	
Random Data Output (1)	05h	E0h	
Read Status	70h	-	0
Read Status 2	F1h	-	0
Two-Plane Read <sup>(3)</sup>	60h-60h	30h	
Two-Plane Read for Copy-Back	60h-60h	35h	
Two-Plane Random Data Output(1) (3)	00h-05h	E0h	
Two-Plane Page Program <sup>(2)</sup>	80h-11h	81h-10h	
Two-Plane Copy-Back Program <sup>(2)</sup>	85h-11h	81h-10h	
Two-Plane Block Erase	60h-60h	D0h	
Cache Program	80h	15h	
Cache Read	31h	-	
Read Start For Last Page Cache Read	3Fh	-	
Two-Plane Cache Read <sup>(3)</sup>	60h-60h	33h	
Two-Plane Cache Program <sup>(2)</sup>	80h-11h	81h-15h	

- 1. Random Data Input/Output can be executed in a page.
- 2. Any command between 11h and 80h/81h/85h is prohibited except 70h/F1h and FFh.
- 3. Two-Plane Random Data Output must be used after Two-Plane Read operation or Two-Plane Cache Read operation.



#### 5. ELECTRICAL CHARACTERISTICS

#### 5.1 ABSOLUTE MAXIMUM RATINGS (1)

Storage Temperature		-65°C to +150°C	
Surface Mount Lead Soldering Temperature	Standard Package	240°C 3 Seconds	
Surface Mount Lead Soldering Temperature	Lead-free Package	260°C 3 Seconds	
Input Voltage with Respect to Ground on All Pins	-0.6V to +4.6V		
All I/O Voltage with Respect to Ground		$-0.6V$ to $V_{CC} + 0.3V(< 4.6V)$	
Vcc		-0.6V to +4.6V	
Short Circuit Current		5mA	
Electrostatic Discharge Voltage (Human Body Model)(2)		-2000V to +2000V	

#### Notes:

- 1. Applied conditions greater than those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. ANSI/ESDA/JEDEC JS-001

#### 5.2 RECOMMENDED OPERATING CONDITIONS

Part Number	IS34/35MW02G084/164
Operating Temperature (Industrial Grade)	-40°C to 85°C
Operating Temperature (Extended Grade)	-40°C to 105°C
Operating Temperature (Automotive Grade A1)	-40°C to 85°C
Operating Temperature (Automotive Grade A2)	-40°C to 105°C
V <sub>CC</sub> Power Supply	1.7V (VMIN) – 1.95V (VMAX); 1.8V (Typ)



#### **5.3 DC CHARACTERISTICS**

(Under operating range)

Parameter		Symbol	Test Conditions	Min	Тур.	Max	Unit
	Page Read with Serial Access	ICC1	tRC=tRC <sub>Min</sub> , CE#=VIL, IOUT=0mA	-	15		
Operating Current	Program	ICC2	-	-	15	30	mA
	Erase	ICC3	-	-	15		1117
Stand-by Cu	rrent (TTL)	ISB1	CE#=VIH, WP#=0V/VCC	-	-	1	
Stand-by Cu	rrent (CMOS)	ISB2	CE#=VCC-0.2, WP#=0V/VCC	-	10	50	
Input Leaka	akage Current ILI		VIN=0 to Vcc (max)	-	1	+/-10	uA
Output Leak	age Current	ILO	VOUT=0 to Vcc (max)	-	-	+/-10	
Input High V	oltage	VIH <sup>(1)</sup>		0.8xVCC	-	Vcc+0.3	
Input Low Vo	oltage, All inputs	VIL (1)		-0.3	-	0.2xVCC	
Output High	Voltage Level	VOH	IOH=-100 uA	VCC-0.1	-	-	V
Output Low Voltage Level		VOL	IOL=+100 uA	-	-	0.1	
Output Low	Current (R/B#)	IOL (R/B#)	VOL=0.2V	3	4	-	mA

#### Notes:

- 1. VIL can undershoot to -0.4V and VIH can overshoot to VCC + 0.4V for durations of 20 ns or less.
- 2. Typical value are measured at Vcc=1.8V, TA=25℃. Not 100% tested.

#### **5.4 VALID BLOCK**

Parameter	Symbol	Min	Тур.	Max	Unit
IS34/35MW02G084/164	NVB	2,008	-	2,048	Block

- 1. The device may include initial invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits which cause status failure during program and erase operation. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for appropriate management of initial invalid blocks.
- 2. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block at the time of shipment and is guaranteed to be a valid block up to 1K program/erase cycles with 4bit/512Byte ECC.



#### 5.5 AC MEASUREMENT CONDITION

Symbol	Parameter	Min Max		Units
CL	Output Load	1 TTL GATE	pF	
TR,TF	Input Rise and Fall Times		5	ns
VIN	Input Pulse Voltages	0V to Vcc		V
VREFI	Input Timing Reference Voltages	0.5V <sub>CC</sub>		V
VREFO	Output Timing Reference Voltages	0.5V <sub>CC</sub>		V

#### Note:

1. Refer to 8.16 Ready/Busy#, R/B#'s Busy to Ready time is decided by pull up register (Rp) tied to R/B# pin.

## 5.6 AC PIN CAPACITANCE (TA = 25°C, VCC=1.8V, 1MHZ)

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
Cin	Input Capacitance	V <sub>IN</sub> = 0V	-	-	10	pF
C <sub>I/O</sub>	Input /Output Capacitance	V <sub>I/O</sub> = 0V	-	-	10	pF

#### Note:

1. These parameters are characterized and not 100% tested.

#### **5.7 MODE SELECTION**

CLE	ALE	CE#	WE#	RE#	WP#	Mode		
Н	L	L		Н	Х	Read Mode	Command Input	
L	Н	L		Н	Х	neau Mode	Address Input (5 clock)	
Н	L	L		Н	Н	Write Made	Command Input	
L	Н	L		Н	Н	Write Mode	Address Input (5 clock)	
L	L	L		Н	Н	Data Input		
L	L	L	Н		Х	Data Output		
Х	Х	Х	Х	Н	Х	During Read (Busy)		
Х	Х	Х	Х	Х	Н	During Program (Busy)		
Х	Х	Х	Х	Х	Н	During Erase (Busy)		
Х	X <sup>(1)</sup>	Х	Х	Х	L	Write Protect		
Х	Х	Н	Х	Х	0V/V <sub>CC</sub> <sup>(2)</sup>	Stand-by		

- X can be VIL or VIH.
   WP# should be biased to CMOS high or CMOS low for standby.



#### 5.8 ROGRAM/ERASE PERFORMANCNE

(Industriall:  $T_A=-40$  to 85°C, Automotive, A1:  $T_A=-40$  to 85°C, Vcc=1.7V ~ 1.95V)

Parameter	Symbol	Min	Тур	Max	Unit
Average Program Time	tPROG		300	750	us
Dummy Busy Time for Cache Operation	tCBSY	-	3	700	us
Number of Partial Program Cycles in the Same Page	Nop	-	-	4	cycle
Block Erase Time	tBERS	-	3	10	ms
Dummy Busy Time for Two-Plane Page Program	tDBSY	-	0.5	1	us

#### Notes:

- 1. Typical program time is defined as the time within which more than 50% of the whole pages are programmed at 1.8V Vcc and 25°C temperature.
- 2. tPROG is the average program time of all pages. Users should be noted that the program time variation from page to page is possible.
- 3. tCBSY max.time depends on timing between internal program completion and data-in.

#### 5.9 AC CHARACTERISTICS FOR ADDRESS/ COMMAND/DATA INPUT

Parameter	Symbol	Min	Max	Unit
CLE Setup Time	tCLS <sup>(1)</sup>	25	-	ns
CLE Hold Time	tCLH	10	-	ns
CE# Setup Time	tCS <sup>(1)</sup>	35	-	ns
CE# Hold Time	tCH	10	-	ns
WE# Pulse Width	tWP	25	-	ns
ALE Setup Time	tALS <sup>(1)</sup>	25	-	ns
ALE Hold Time	tALH	10	-	ns
Data Setup Time	tDS <sup>(1)</sup>	20	-	ns
Data Hold Time	tDH	10	-	ns
Write Cycle Time	tWC	45	-	ns
WE# High Hold Time	tWH	15	-	ns
Address to Data Loading Time	tADL <sup>(2)</sup>	100(2)	-	ns

- 1. The transition of the corresponding control pins must occur only once while WE# is held low.
- 2. tADL is the time from the WE rising edge of final address cycle to the WE# rising edge of first data cycle.



#### **5.10 AC CHARACTERISTICS FOR OPERATION**

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	25	us
ALE to RE# Delay	tAR	10	-	ns
CLE to RE# Delay	tCLR	10	-	ns
Ready to RE# Low	tRR	20	-	ns
RE# Pulse Width	tRP	25	-	ns
WE# High to Busy	tWB	-	100	ns
WP# Low to WE# Low (disable mode)	tWW	100		no
WP# High to WE# Low (enable mode)	LVVVV	100	-	ns
Read Cycle Time	tRC	45	-	ns
RE# Access Time	tREA	•	30	ns
CE# Access Time	tCEA	-	45	ns
RE# High to Output Hi-Z	tRHZ	•	100	ns
CE# High to Output Hi-Z	tCHZ	•	30	ns
CE# High to ALE or CLE Don't care	tCSD	0		ns
RE# High to Output Hold	tRHOH	15	-	ns
RE# Low to Output Hold	tRLOH	5		ns
CE# High to Output Hold	tCOH	15	-	ns
RE# High Hold Time	tREH	15	-	ns
Output Hi-Z to RE# Low	tIR	0	-	ns
RE# High to WE# Low	tRHW	100	-	ns
WE# High to RE# Low	tWHR	60	-	ns
Device Read		-	5	us
Resetting Program	+DOT	-	10	us
Time Erase	tRST	-	500	us
during Ready		-	5 (1)	us
Cache Busy in Read Cache (following 31h and 3Fh)	tDCBSYR	-	30	us

Note: If reset command (FFh) is written at Ready state, the device goes into Busy for maximum 5us.



## 6. TIMING DIAGRAMS

#### **6.1 COMMAND LATCH CYCLE**




Figure 6.1 Command Latch Cycle

#### **6.2 ADDRESS LATCH CYCLE**




Figure 6.2 Address Latch Cycle



## **6.3 INPUT DATA LATCH CYCLE**





Figure 6.3 Input Data Latch Cycle

#### 6.4 SERIAL ACCESS CYCLE AFTER READ (CLE=L, WE#=H, ALE=L)




- 1. Dout transition is measured at ±200mV from steady state voltage at I/O with load.
- 2. trhoh starts to be valid when frequency is lower than 33MHz.

Figure 6.4 Serial Access Cycle after Read



## 6.5 SERIAL ACCESS CYCLE AFTER READ (EDO TYPE CLE=L, WE#=H, ALE=L)



#### Note:

- 1. Transition is measured at +/-200mV from steady state voltage with load.
- This parameter is sample and not 100% tested. (tCHZ, tRHZ) 2. tRLOH is valid when frequency is higher than 33MHZ.
- tRLOH is valid when frequency is higher than 33MHZ tRHOH starts to be valid

Figure 6.5 Serial Access Cycle after Read (EDO Type CLE=L, WE#=H, ALE=L)

#### **6.6 STATUS READ CYCLE**




Figure 6.6 Status Read Cycle



## **6.7 READ OPERATION (ONE PAGE)**




Figure 6.7 Read Operation (One Page)

## 6.8 READ OPERATION (INTERCEPTED BY CE#)




Figure 6.8 Read Operation (Intercepted by CE#)



#### **6.9 RANDOM DATA OUTPUT IN A PAGE**




Figure 6.9 Random Data Output in a Page

#### **6.10 PAGE PROGRAM OPERATION**




Figure 6.10 Page Program Operation