

# Dual and Quad Micropower Single Supply Rail-to-Rail Input and Output (RRIO) Op Amp

### ISL28288, ISL28488

The ISL28288 and ISL28488 are dual and quad channel micropower operational amplifiers optimized for single supply operation over the 2.4V to 5.5V range. They can be operated from one lithium cell or two Ni-Cd batteries. For equivalent performance in a single channel op amp, reference EL8188.

These devices feature an Input Range Enhancement Circuit (IREC) which enables them to maintain CMRR performance for input voltages 10% above the positive supply rail and to 100mV below the negative supply. The output operation is rail-to-rail.

The ISL28288 and ISL28488 draw minimal supply current while meeting excellent DC-accuracy, AC-performance, noise and output drive specifications. The ISL28288 (10 Ld MSOP only) contains a power-down enable pin that reduces the power supply current to typically less than  $4\mu A$  in the disabled state

#### **Related Literature**

AN1344: ISL2828xEVAL1Z Evaluation Board User's Guide

#### **Features**

- Low power 60µA typical supply current per amplifier
- · 1.5mV max offset voltage
- · 30pA max input bias current
- · 250kHz typical gain-bandwidth product
- 105dB typical PSRR
- 100dB typical CMRR
- Single supply operation down to 2.4V
- Input is capable of swinging above V<sub>+</sub> and below V<sub>-</sub> (ground sensing)
- Rail-to-rail input and output (RRIO)
- Enable Pin ISL28288 10 Ld MSOP package option only
- Pb-free (RoHS compliant)

### **Applications**

- · Battery- or solar-powered systems
- · 4mA to 25mA current loops
- · Handheld consumer products
- Medical devices
- Thermocouple amplifiers
- · Photodiode pre-amps
- · pH probe amplifiers








FIGURE 1. TYPICAL APPLICATION CIRCUIT

# **Pin Configurations**









ISL28488

# **Ordering Information**

PART NUMBER (Notes 1, 2, 3)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #			
ISL28288FUZ	8288Z	10 Ld MSOP	M10.118A			
ISL28288FBZ	28288 FBZ	8 Ld SOIC	M8.15E			
ISL28488FAZ (Note 4)	28488 FAZ	16 Ld QSOP	MDP0040			
ISL28488FVZ	28488 FVZ	14 Ld TSSOP	M14.173			
ISL28288EVAL1Z	Evaluation Board - 10 Ld MSG	Evaluation Board - 10 Ld MSOP				
ISL28488EVAL1Z	Evaluation Board - 16 Ld QSC	Evaluation Board - 16 Ld QSOP				

- 1. Add "-T\*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for <a href="ISL28288">ISL28488</a>. For more information on MSL please see techbrief <a href="IB363">IB363</a>
- 4. Not Recommended for New Designs.

### Absolute Maximum Ratings (T<sub>A</sub> = +25°C)

Supply Voltage	/
Differential Input Current 5mA	١
Differential Input Voltage0.5V	/
Input Voltage	/
ESD Tolerance	
Human Body Model	/
Machine Model	/
Charged Device Model	/

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (° C/W)
8 Ld SOIC Package (Note5)	125	N/A
10 Ld MSOP Package (Notes 5, 6)	160	60
14 Ld TSSOP Package (Note 5)	115	N/A
16 Ld QSOP Package (Note 5)	100	N/A
Output Short-Circuit Duration		Indefinite
Storage Temperature Range	<del>.</del> -6	55°C to +150°C
Pb-Free Reflow Profile		. see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

#### **Operating Conditions**

Ambient Operating Temperature Range	40°C to +125°C
<b>Maximum Operating Junction Temperature</b>	++125°C
Supply Voltage	2.4V (±1.2V) to 5.5V (±2.75V)

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES

- 5. θ<sub>IA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 6. For  $\theta_{\mbox{\scriptsize JC}},$  the "case temp" location is taken at the package top center.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_I = T_C = T_A$ 

# **Electrical Specifications** $V_{+} = 5V$ , $V_{-} = 0V$ , $V_{CM} = 2.5V$ , $R_{L} = 0$ pen, $T_{A} = +25$ °C unless otherwise specified. **Boldface limits apply over the operating temperature range, -40**°C to +125°C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT			
DC SPECIFICATIONS									
V <sub>OS</sub>	Input Offset Voltage		-1.5 -2	±0.05	1.5 2	mV			
$\frac{\Delta V_{OS}}{\Delta Time}$	Long Term Input Offset Voltage Stability	ISL28288		1.2		μV/Mo			
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Voltage vs Temperature			0.9		μV/°C			
I <sub>OS</sub>	Input Offset Current	-40°C to +85°C	-30 <b>-80</b>	±5	30 <b>80</b>	pА			
IB	Input Bias Current	-40°C to +85°C	-30 <b>-80</b>	±10	30 <b>80</b>	pA			
CMIR	Common-Mode Voltage Range	Guaranteed by CMRR	0		5	٧			
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> = OV to 5V	80 <b>75</b>	100		dB			
PSRR	Power Supply Rejection Ratio	V <sub>+</sub> = 2.4V to 5.5V	85 <b>80</b>	105		dB			
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_0$ = 0.5V to 4.5V, $R_L$ = 100k $\Omega$	103 <b>102</b>	109		dB			
		$V_0 = 0.5V \text{ to } 4.5V, R_L = 1k\Omega$		95		dB			
$v_{OL}$	Output Voltage Swing, Low V <sub>OUT</sub> - V <sub>-</sub>	$R_L = 100 k\Omega$		3	6 <b>30</b>	mV			
		$R_L = 1k\Omega$		130	175 <b>225</b>	mV			

**Electrical Specifications**  $V_{+} = 5V$ ,  $V_{-} = 0V$ ,  $V_{CM} = 2.5V$ ,  $R_{L} = 0$ pen,  $T_{A} = +25$ °C unless otherwise specified. **Boldface limits apply over the operating temperature range, -40**°C to +125°C. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
V <sub>OH</sub>	Output Voltage Swing, High V <sub>+</sub> - V <sub>OUT</sub>	$R_L = 100 k\Omega$		4	10 <b>30</b>	mV
		$R_L = 1 k\Omega$		120	200 <b>250</b>	mV
I <sub>S,ON</sub>	Quiescent Supply Current, Enabled	ISL28288 Per channel, all channels enabled.		60	78 <b>87.5</b>	μΑ
		ISL28488 Per channel.		60	79 <b>87.5</b>	μΑ
I <sub>S,OFF</sub>	Quiescent Supply Current, Disabled (ISL28288 MSOP)	All channels disabled.		4	7 9	μΑ
I <sub>0</sub> +	Short Circuit Sourcing Capability	$R_L = 10\Omega$	24 <b>20</b>	31		mA
I <sub>0</sub> -	Short Circuit Sinking Capability	$R_L = 10\Omega$		-26	-24 <b>-20</b>	mA
V <sub>SUPPLY</sub>	Supply Operating Range	V <sub>+</sub> to V <sub>-</sub>	2.4		5.5	V
VENH	EN Pin High Level (ISL28288 10 Id. MSOP)		2			V
VENL	EN Pin Low Level (ISL28288 10 Id. MSOP)				0.8	V
IENH	EN Pin Input High Current (ISL28288 10 Id. MSOP)	$V\overline{\text{EN}} = V_{+}$		0.8	1 1.5	μΑ
IENL	EN Pin Input Low Current (ISL28288 10 Id. MSOP)	VEN = V_		0	+0.1	μΑ
AC SPECIFICATION	ONS					
GBW	Gain Bandwidth Product	$\begin{aligned} & \textbf{A}_{V} = \textbf{100},  \textbf{R}_{F} = \textbf{100} \textbf{k} \Omega,  \textbf{R}_{G} = \textbf{1} \textbf{k} \Omega, \\ & \textbf{R}_{L} = \textbf{10} \textbf{k} \Omega  \text{to}  \textbf{V}_{CM} \end{aligned}$		250		kHz
e <sub>n</sub>	Input Noise Voltage Peak-to-Peak	f = 0.1Hz to 10Hz		3		μV <sub>P-P</sub>
	Input Noise Voltage Density	f <sub>O</sub> = 1kHz		48		nV/√Hz
i <sub>n</sub>	Input Noise Current Density	f <sub>O</sub> = 1kHz		9		fA/√Hz
CMRR @ 60Hz	Input Common Mode Rejection Ratio	$V_{CM} = 1V_{P-P}$ , $R_L = 10$ k $\Omega$ to $V_{CM}$		-70		dB
PSRR+ @ 120Hz	Power Supply Rejection Ratio (V <sub>+</sub> )	$V_+, V = \pm 1.2 V$ and $\pm 2.5 V$ , $V_{SOURCE} = 1 V_{P-P}, R_L = 10 k\Omega$ to $V_{CM}$		-80		dB
PSRR-@ 120Hz	Power Supply Rejection Ratio (V_)	$V_+, V = \pm 1.2V$ and $\pm 2.5V$ $V_{SOURCE} = 1V_{P-P}, R_L = 10k\Omega$ to $V_{CM}$		-60		dB
TRANSIENT RES	PONSE					
SR	Slew Rate			±0.15		V/µs
<sup>t</sup> EN	Enable to Output Turn-on Delay Time, 10% EN to 10% Vout (ISL28288 10 Id. MSOP)	$V\overline{EN}$ = 5V to OV, $A_V$ = -1, $R_G$ = $R_F$ = $R_L$ = 1k to $V_{CM}$		2		μs
	Enable to Output Turn-off Delay Time, 10% EN to 10% Vout (ISL28288 10 Id. MSOP)	$V\overline{EN} = 0V \text{ to 5V, } A_V = -1,$ $R_G = R_F = R_L = 1k \text{ to } V_{CM}$		0.1		μs

<sup>7.</sup> Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

# Typical Performance Curves $v_{\star}$ = 5V, $v_{\star}$ = 0V, $v_{CM}$ = 2.5V, $R_L$ = 0pen




FIGURE 2. FREQUENCY RESPONSE vs SUPPLY VOLTAGE




FIGURE 3. FREQUENCY RESPONSE vs SUPPLY VOLTAGE




FIGURE 4. A<sub>VOL</sub> vs FREQUENCY @ 100k $\Omega$  LOAD




FIGURE 5. A<sub>VOL</sub> vs FREQUENCY @  $1k\Omega$  LOAD




FIGURE 6. PSRR vs FREQUENCY




FIGURE 7. CMRR vs FREQUENCY




FIGURE 8. FREQUENCY RESPONSE vs CLOSED LOOP GAIN




FIGURE 9. CROSSTALK vs FREQUENCY




FIGURE 10. CURRENT NOISE vs FREQUENCY




FIGURE 11. VOLTAGE NOISE vs FREQUENCY




FIGURE 12. 0.1Hz TO 10Hz INPUT VOLTAGE NOISE




FIGURE 13. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 14. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 15. ENABLE TO OUTPUT DELAY TIME




FIGURE 16. INPUT OFFSET VOLTAGE vs COMMON MODE INPUT VOLTAGE




FIGURE 17. INPUT BIAS CURRENT vs COMMON-MODE INPUT VOLTAGE




FIGURE 18. ISL28488 SUPPLY CURRENT FOR ALL CHANNELS vs TEMPERATURE V+, V- =  $\pm 2.5$ V ENABLED, R<sub>L</sub> = INF




FIGURE 19. ISL28288 SUPPLY CURRENT vs TEMPERATURE  $V_+, V_- = \pm 2.5 V \; DISABLED, \; R_L = INF$ 




FIGURE 20.  $V_{OS}$  vs TEMPERATURE,  $V_{IN} = 0V$ ,  $V_+$ ,  $V_- = \pm 2.5V$ 




FIGURE 21.  $V_{OS}$  vs TEMPERATURE  $V_{IN} = 0V$ ,  $V_+$ ,  $V_- = \pm 1.2V$ 




FIGURE 22.  $I_{BIAS+}$  vs TEMPERATURE  $V_+$ ,  $V_- = \pm 2.5V$ 




FIGURE 23.  $I_{BIAS}$ - vs TEMPERATURE  $V_+$ ,  $V_- = \pm 2.5V$ 




FIGURE 24.  $I_{BIAS}$ + vs TEMPERATURE  $V_+$ ,  $V_-$  = ±1.2V




FIGURE 25.  $I_{BIAS}$ - vs TEMPERATURE  $V_+$ ,  $V_- = \pm -1.2V$ 




FIGURE 26.  $I_{OS}$  vs TEMPERATURE  $V_+$ ,  $V_- = \pm 2.5V$ 




FIGURE 27. A<sub>VOL</sub> vs TEMPERATURE  $V_+$ ,  $V_- = \pm 2.5V$ ,  $R_L = 100k$ 




FIGURE 28. A<sub>VOL</sub> vs TEMPERATURE,  $V_+$ ,  $V_- = \pm 2.5V$ ,  $R_L = 1k$ 




FIGURE 29. CMRR vs TEMPERATURE  $V_{CM}$  = +2.5V TO -2.5V,  $V_+$ ,  $V_-$  = ±2.5V




FIGURE 30. PSRR vs TEMPERATURE,  $V_{+}$ ,  $V_{-}$  = ±1.2V T0 ±2.75V




FIGURE 31.  $V_{OUT}$  HIGH vs TEMPERATURE,  $V_{+,}$   $V_{-}$  = ±2.5V,  $R_L$ = 1k




FIGURE 32.  $V_{OUT}$  HIGH vs TEMPERATURE,  $V_{+}$ ,  $V_{-}$  = ±2.5V,  $R_L$  = 100k




FIGURE 33.  $V_{OUT}$  LOW vs TEMPERATURE,  $V_{+,}$   $V_{-}$  = ±2.5V,  $R_L$ = 1k




FIGURE 34.  $V_{OUT}$  LOW vs TEMPERATURE,  $V_{+}$ ,  $V_{-}$  =  $\pm 2.5V$ ,  $R_{L}$ = 100k




FIGURE 35. +OUTPUT SHORT CIRCUIT CURRENT vs TEMPERATURE  $V_{IN} = \pm 2.5V$ ,  $R_L = 10$ ,  $V_+$ ,  $V_- = \pm 2.5V$ 




FIGURE 36. -OUTPUT SHORT CIRCUIT CURRENT vs TEMPERATURE  $V_{IN}$  = -2.5V,  $R_L$  = 10,  $V_+$ ,  $V_-$  =  $\pm 2.5$ V

### **Pin Descriptions**

ISL28288 (8 LD SOIC)	ISL28288 (10 LD MSOP)	ISL28488 (14 LD TSSOP)	ISL28488 (16 LD QSOP)	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION	
3	1	3	3	IN+_A	Circuit 1	Amplifier A non-inverting input	
-	2	-	-	EN_A	Circuit 2	Amplifier A enable pin internal pull-down; Logic "1" selects the disabled state; Logic "0" selects the enabled state.	
4	3	11	13	V_	Circuit 4	Negative power supply	
-	4	-	-	EN_B	Circuit 2	Amplifier B enable pin with internal pull-down; Logic "1" selects the disabled state; Logic "0" selects the enabled state.	
5	5	5	5	IN+_B	Circuit 1	Amplifier B non-inverting input	
6	6	6	6	INB	Circuit 1	Amplifier B inverting input	
7	7	7	7	OUT_B	Circuit 3	Amplifier B output	
8	8	4	4	V <sub>+</sub>	Circuit 4	Positive power supply	
1	9	1	1	OUT_A	Circuit 3	Amplifier A output	
2	10	2	2	INA	Circuit 1	Amplifier A inverting input	
-	-	8	10	OUT_C	Circuit 3	Amplifier C output	
-	-	9	11	INC	Circuit 1	Amplifier C inverting input	
-	-	10	12	IN+_C	Circuit 1	Amplifier C non-inverting input	
-	-	12	14	IN+_D	Circuit 1	Amplifier D non-inverting input	
-	-	13	15	IND	Circuit 1	Amplifier D inverting input	
-	-	14	16	OUT_D	Circuit 3	Amplifier D output	
-	-	-	8, 9	NC	-	No internal connection	
IN- □		- v <sub>+</sub> -□ in+ = - v.		v <sub>+</sub>		V <sub>+</sub> V <sub>+</sub> U OUT CAPACITIVELY COUPLED V.	

**CIRCUIT 2** 

# **Applications Information**

**CIRCUIT 1** 

#### Introduction

The ISL28288 and ISL28488 are dual and quad CMOS rail-to-rail input, output (RRIO) micropower operational amplifiers. These devices are designed to operate from a single supply (2.4V to 5.5V) or dual supplies ( $\pm 1.2$ V to  $\pm 2.75$ V) while drawing only  $60\mu\text{A}$  of supply current per amplifier. This combination of low power and precision performance makes these devices suitable for solar and battery power applications.

#### Rail-to-Rail Input

Many rail-to-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this circuit topology. As the input signal moves from one supply rail to another, the operational amplifier switches from one input pair to the other causing drastic changes

in input offset voltage and an undesired change in magnitude and polarity of input offset current.

**CIRCUIT 4** 

These amplifiers achieve rail-to-rail input operation without sacrificing important precision specifications and degrading distortion performance. The devices' input offset voltage exhibits a smooth behavior throughout the entire common-mode input range. The input bias current vs the common-mode voltage range gives us an undistorted behavior from typically 100mV below the negative rail and 10% higher than the  $V_{+}$  rail (0.5V higher than  $V_{+}$  when  $V_{+}$  equals 5.5V).

#### **Input Protection**

**CIRCUIT 3** 

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. There is an additional pair of back-to-back diodes across the input terminals. For applications where the input differential voltage is expected to

exceed 0.5V, external series resistors must be used to ensure the input currents never exceed 5mA (as shown in Figure 37).




FIGURE 37. INPUT ESD DIODE CURRENT LIMITING - UNITY GAIN

#### **Rail-to-Rail Output**

A pair of complementary MOSFET devices are used to achieve the rail-to-rail output swing. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction. With a  $100 \mathrm{k}\Omega$  load they will swing to within 4 mV of the positive supply rail and within 3 mV of the negative supply rail.

#### **Enable/Disable Feature**

The ISL28288 (only MSOP package option), offers an  $\overline{\text{EN}}$  pin that disables the device when pulled up to at least 2.0V. In the disabled state (output in a high impedance state), the part consumes typically 4µA. By disabling the part, multiple ISL28288 parts can be connected together as a MUX. In this configuration, the outputs are tied together in parallel and a channel can be selected by the  $\overline{\text{EN}}$  pin. The loading effects of the feedback resistors of the disabled amplifier must be considered when multiple amplifier outputs are connected together. The  $\overline{\text{EN}}$  pin also has an internal pull-down. If left open, the  $\overline{\text{EN}}$  pin will pull to the negative rail and the device will be enabled by default.

#### **Using Only One Channel**

If the application only requires one channel, the user must configure the unused channel to prevent it from oscillating. The unused channel will oscillate if the input and output pins are floating. This will result in higher than expected supply currents and possible noise injection into the channel being used. The proper way to prevent this oscillation is to short the output to the negative input and ground the positive input (as shown in Figure 38).



FIGURE 38. PREVENTING OSCILLATIONS IN UNUSED CHANNELS

#### **Proper Layout Maximizes Performance**

To achieve the maximum performance of the high input impedance and low offset voltage, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface

moisture and provide a humidity barrier, reducing parasitic resistance on the board.

#### **Current Limiting**

The ISL28288 has no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.

#### **Power Dissipation**

It is possible to exceed the +150 °C maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature (T<sub>JMAX</sub>) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related in Equation 1:

$$T_{JMAX} = T_{MAX} + (\theta_{JA} x PD_{MAXTOTAL})$$
 (EQ. 1)

where:

- P<sub>DMAXTOTAL</sub> is the sum of the maximum power dissipation of each amplifier in the package (PD<sub>MAX</sub>)
- PD<sub>MAX</sub> for each amplifier is calculated in Equation 2:

$$\label{eq:pdmax} \text{PD}_{\text{MAX}} = 2 * \text{V}_{\text{S}} \times \text{I}_{\text{SMAX}} + (\text{V}_{\text{S}} - \text{V}_{\text{OUTMAX}}) \times \frac{\text{V}_{\text{OUTMAX}}}{\text{R}_{\text{L}}} \tag{EQ. 2}$$

where:

- T<sub>MAX</sub> = Maximum ambient temperature
- $\theta_{JA}$  = Thermal resistance of the package
- PD<sub>MAX</sub> = Maximum power dissipation of 1 amplifier
- V<sub>S</sub> = Supply voltage (Magnitude of V<sub>+</sub> and V<sub>-</sub>)
- I<sub>MAX</sub> = Maximum supply current of 1 amplifier
- V<sub>OUTMAX</sub> = Maximum output voltage swing of the application
- R<sub>L</sub> = Load resistance

#### **Application Circuits**

#### THERMOCOUPLE AMPLIFIER

Thermocouples are the most popular temperature-sensing device because of their low cost, interchangeability, and ability to measure a wide range of temperatures. The ISL28x88 (see Figure 39) is used to convert the differential thermocouple voltage into single-ended signal with 10X gain. The amplifier's rail-to-rail input characteristic allows the thermocouple to be biased at ground and the amplifier to run from a single 5V supply.




FIGURE 39. THERMOCOUPLE AMPLIFIER

#### **ECG AMPLIFIER**

ECG amplifiers must extract millivolt low frequency AC signals from the skin of the patient while rejecting AC common mode interference and static DC potentials created at the electrode-to-skin interface. In Figure 40, the ISL28288 (U1) forms one of the multiple high gain AC band-pass amplifiers using active feedback. Amplifier U1B and RC RF1, CF1 form a high gain LP filtered amplifier with the corner frequency given by Equation 3:

$$f-HPF_{-3dB} = \frac{1}{2 \times Pi \times RF1 \times CF1}$$
 (EQ. 3)

Inserting the low pass amplifier, U1B, in U1A's feedback loop results in an overall high-pass frequency response. Voltage divider pairs R1-R2 and R3-R4 set the overall amplifier passband gain. The DC input offset is cancelled by U1B at U1A's

inverting input. Resistor divider pair, R3-R4 define the maximum input DC level that is cancelled, and is given by Equation 4:

$$V_{IN}DC = V_{+} \times \left(\frac{R_{4}}{R_{3} + R_{4}}\right)$$
 (EQ. 4)

In the passband range, U1B's gain is +1 and the total signal gain is defined by the divider ratios according to Equation 5:

$$\label{eq:vout} \text{V}_{\text{OUT}} \text{U1 GAIN} \,=\, \frac{\text{V}_{\text{OUT}}}{\text{V}_{\text{IN}}} = \left( \frac{\text{R}_1 + \text{R}_2}{\text{R}_2} \right) \times \left( \frac{\text{R}_3 + \text{R}_4}{\text{R}_4} \right) \tag{EQ. 5}$$

At frequencies greater than the LPF corner, the R1-C1 and R3-C3 networks roll off U1A's gain to unity. Setting both R-C time constants to the same value simplifies to Equation 6:

$$f-LPF_{-3dB} = \frac{1}{2 \times Pi \times R_1 \times C_1}$$
 (EQ. 6)

Right leg drive and reference amplifiers U2A and U2B form a DC feedback loop that applies a correction voltage at the Right Leg electrode to cancel out DC and low frequency body interference. The voltage at the  $V_{CM}$  sense electrode is maintained at the reference voltage set by RF1-RF2.

With the values shown in Figure 40, the ECG circuit performance parameters are:

- 1. Supply Voltage Range = +2.4V to +5.5V
- 2. Total Supply Current Draw @ +5V = 500µA (typ)
- 3. Common-Mode Reference Voltage  $(V_{CM}) = V_{+}/2$
- 4. Max DC Input Offset Voltage = V<sub>CM</sub> ±0.18V to ±0.41V
- 5. Passband Gain = 425V/V
- 6. Lower -3dB Frequency = 0.05Hz
- 7. Upper -3dB Frequency = 159Hz




FIGURE 40. ECG AMPLIFIER

For additional products, see <a href="www.intersil.com/product-tree">www.intersil.com/product-tree</a>

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/design/quality">www.intersil.com/design/quality</a>

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
7/12/11	FN6339.4	page 1 Features changed: "Low power 120uA" to "Low power 60uA" page 4 Electrical Spec table IS,ON changed conditions and values from: ISL28288, All channels enabled TYP 120, MAX 156, 175 ISL28488, All channels enabled TYP 240, MAX 315, 350 TO: ISL28288, Per channel, all channels enabled TYP 60, MAX 78, 87.5 ISL28488, Per channel TYP 60, MAX 79, 87.5 page 4 Electrical Spec table IS,OFF updated description by adding MSOP to ISL28288 page 11 First paragraph second sentence of the Applications Information Introduction section changed "while drawing only 120uA of supply current." To "while drawing only 60uA of supply current per amplifier."
6/16/11		Features on page 1 changed gain bw from 300 to 250kHz Added Related Literature Added Typ App Circuit Updated PKG DWG Number to Ordering Information on page 2 for: ISL28288FBZ from MDP0027 TO M8.15E, matching Intrepid ISL28288FBZ from MDP0043 TO M10.118A Added Note "Not Recommended for New Designs" for ISL28488FAZ (At Prenotification) Removed "Supply Turn On Voltage Slew Rate
5-22-08	FN6339.3	Removed "coming soon" in ordering information, updated pb-free lead finish note to latest revision.
3-17-08	FN6339.2	<ol> <li>Added 8ld. SO, 14 ld TSSOP package, pinout, and pin description.</li> <li>Changed lo+, lo- specs</li> <li>Updated Abs MAX supply voltage, Theta JAs, added CDM ESD spec</li> <li>Changed spec. table noise current TYP from 0.1pA to 9fA</li> <li>Updated noise plots (Fig.7, 8, 9)</li> <li>Updated transient response plots (Fig 10, 11)</li> <li>Added ECG circuit to applications section</li> </ol>
6-28-07	FN6339.1	Applied all Intersil Standards. Added New Part to datasheet. Changed Caution Statement per Legal's suggested verbiage. Ordering Information updated - added tape and reel note. Added note 1 to spec table for min and max. Updated POD's.  6/25/07 Following edits completed: 1) Datasheet description 3rd paragraph, last sentence. Changed "less than 10µA max" to "typically 4µA"  2) Datasheet description 3rd paragraph, last sentence. Change "the reduces the power" to "that reduces the power". 3) features change "60µA to 120µA typ supply current" remove per amplifier. 4) change to "30pA max". 5) change to 105 typical PSRR. 6) add 100 typical CMRR. 7) Page 2, lio ± 80pA max limit for hot/cold temp
9-20-06	FN6339.0	Initial Release

### **Products**


Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <a href="https://www.intersil.com/products">www.intersil.com/products</a> for a complete list of Intersil product families.


\*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <u>ISL28288</u>, <u>ISL28488</u>


To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff


FITs are available from our website at: http://rel.intersil.com/reports/search.php

# Quarter Size Outline Plastic Packages Family (QSOP)









#### MDP0040

#### QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY


	INCHES				
SYMBOL	QSOP16 QSOP24 QSOP28		TOLERANCE	NOTES	
Α	0.068	0.068	0.068	Max.	-
A1	0.006	0.006	0.006	±0.002	-
A2	0.056	0.056	0.056	±0.004	-
b	0.010	0.010	0.010	±0.002	-
С	0.008	0.008	0.008	±0.001	-
D	0.193	0.341	0.390	±0.004	1, 3
E	0.236	0.236	0.236	±0.008	-
E1	0.154	0.154	0.154	±0.004	2, 3
е	0.025	0.025	0.025	Basic	-
L	0.025	0.025	0.025	±0.009	-
L1	0.041	0.041	0.041	Basic	-
N	16	24	28	Reference	-


Rev. F 2/07

- Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.


# **Package Outline Drawing**


M8.15E **8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE** Rev 0, 08/09






TOP VIEW









- 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Unless otherwise specified, tolerance: Decimal ± 0.05
- Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- Reference to JEDEC MS-012.


# **Package Outline Drawing**

M14.173
14 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP)
Rev 3, 10/09







SIDE VIEW












- Dimension does not include mold flash, protrusions or gate burrs.
   Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
- 3. Dimensions are measured at datum plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- Dimension does not include dambar protrusion. Allowable protrusion shall be 0.80mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- 6. Dimension in ( ) are for reference only.
- 7. Conforms to JEDEC MO-153, variation AB-1.


# **Package Outline Drawing**


# M10.118A (JEDEC MO-187-BA) 10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE (MSOP) Rev 0, 9/09











TYPICAL RECOMMENDED LAND PATTERN

- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.25mm max per side are not included.
- 5. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 6. This replaces existing drawing # MDP0043 MSOP10L.