


COMPLIANT HALOGEN

FREE

Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	100					
$R_{DS(on)}(\Omega)$	V _{GS} = 5.0 V 0.27					
Q _g (Max.) (nC)	12					
Q _{gs} (nC)	3.0					
Q _{gd} (nC)	7.1					
Configuration	Single					



N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRLR120, SiHLR120)
- Straight Lead (IRLU120, SiHLU120)
- Available in Tape and Reel
- · Logic-Level Gate Drive
- R_{DS(on)} Specified at V_{GS} = 4 V and 5 V
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRLU, SiHLU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION							
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)		
Lead (Pb)-free and Halogen-free	SiHLR120-GE3	SiHLR120TRL-GE3	SiHLR120TR-GE3	SiHLR120TRR-GE3	SiHLU120-GE3		
Lood (Dh) fron	IRLR120PbF	IRLR120TRLPbFa	IRLR120TRPbFa	IRLR120TRRPbFa	IRLU120PbF		
Lead (Pb)-free	SiHLR120-E3	SiHLR120TL-E3a	SiHLR120T-E3a	SiHLR120TR-E3a	SiHLU120-E3		

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)							
PARAMETER			SYMBOL	LIMIT	UNIT		
Drain-Source Voltage			V_{DS}	100	.,		
Gate-Source Voltage			V_{GS}	± 10	V		
Continuous Drain Current	V _{GS} at 5.0 V	T _C = 25 °C		7.7			
Continuous Drain Current	V _{GS} at 5.0 V	T _C = 100 °C	I _D	4.9	Α		
Pulsed Drain Current ^a			I _{DM}	31			
Linear Derating Factor				0.33	W/°C		
Linear Derating Factor (PCB Mount) ^e				0.020			
Single Pulse Avalanche Energy ^b			E _{AS}	210	mJ		
Repetitive Avalanche Current ^a			I _{AR}	7.7	Α		
Repetitive Avalanche Energy ^a			E _{AR}	4.2	mJ		
Maximum Power Dissipation	T _C =	: 25 °C	D	42	W		
Maximum Power Dissipation (PCB Mount) ^e T _A = 25 °C			P_{D}	2.5			
Peak Diode Recovery dV/dt ^c			dV/dt	5.5	V/ns		
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)d	for	10 s		260	7		

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. V_{DD} = 25 V, starting T_J = 25 °C, L = 5.3 mH, R_q = 25 Ω , I_{AS} = 7.7 A (see fig. 12).
- c. $I_{SD} \le 9.2 \text{ A}$, $dI/dt \le 110 \text{ A/}\mu\text{s}$, $V_{DD} \le V_{DS}$, $T_J \le 150 \,^{\circ}\text{C}$.
- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).

IRLR120, IRLU120, SiHLR120, SiHLU120

Vishay Siliconix

THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT		
Maximum Junction-to-Ambient	R _{thJA}	-	-	110			
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	°C/W		
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	3.0			

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = 1 mA	-	0.13	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	· V _{GS} , I _D = 250 μA	1.0	-	2.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 10 V	-		± 100	nA
Zon Oak Vallera Built Oamst		V _{DS} =	= 100 V, V _{GS} = 0 V	-	-	25	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 80 \text{ V}$	V _{DS} = 80 V, V _{GS} = 0 V, T _J = 125 °C		-	250	μA
Drain-Source On-State Resistance	D	V _{GS} = 5.0 V	$I_D = 4.6 A^b$	-	-	0.27	Ω
Diani-Source On-State nesistance	R _{DS(on)}	$V_{GS} = 4.0 \text{ V}$	$I_D = 3.9 \text{ A}^b$	-	-	0.38	5.2
Forward Transconductance	9 _{fs}	V _{DS} =	= 50 V, I _D = 4.6 A ^b	4.4	-	-	S
Dynamic							
Input Capacitance	C_{iss}	$V_{GS} = 0 \text{ V}, \\ V_{DS} = 25 \text{ V}, \\ f = 1.0 \text{ MHz, see fig. 5}$		-	490	-	pF
Output Capacitance	C_{oss}			-	150	-	
Reverse Transfer Capacitance	C_{rss}			-	30	-	
Total Gate Charge	Q_g	V _{GS} = 5.0 V I _D = 9.2 A, V _{DS} = 80 V, see fig. 6 and 13 ^b		-	-	12	nC
Gate-Source Charge	Q_{gs}			-	-	3.0	
Gate-Drain Charge	Q_gd				-	7.1	
Turn-On Delay Time	t _{d(on)}			-	9.8	-	ns
Rise Time	t _r	V _{DD} =	= 50 V, I _D = 9.2 A,	-	64	-	
Turn-Off Delay Time	$t_{d(off)}$	$R_g = 9.0 \Omega$,	$R_D = 5.2 \Omega$, see fig. 10^b	-	21	-	
Fall Time	t _f			=	27	-	1
Internal Drain Inductance	L_{D}	Between lead, 6 mm (0.25") from		-	4.5	-	nH
Internal Source Inductance	L _S	package and center of die contact ^c		-	7.5	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	Is	MOSFET symbol showing the integral reverse p - n junction diode		-	I	7.7	Α
Pulsed Diode Forward Current ^a	I _{SM}			-	-	31	^
Body Diode Voltage	V_{SD}	T _J = 25 °C	, $I_S = 7.7 \text{ A}$, $V_{GS} = 0 \text{ V}^b$	-	-	2.5	V
Body Diode Reverse Recovery Time	t _{rr}	T 25 °C 1	- 0.2 A dl/dt - 100 A/uch		110	140	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$-$ T _J = 25 °C, I _F = 9.2 A, dl/dt = 100 A/ μ s ^b		=	0.80	1.0	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	urn-on is dominated by L _S and L _D)			L _D)	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 3 - Typical Transfer Characteristics





Fig. 2 - Typical Output Characteristics, T_C = 150 °C



T_J, Junction Temperature (°C)

Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit







Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91324.



TO-252AA (HIGH VOLTAGE)



	MILLI	METERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Е	6.40	6.73	0.252	0.265
L	1.40	1.77	0.055	0.070
L1	2.74	3 REF	0.108	REF
L2	0.50	8 BSC	0.020) BSC
L3	0.89	1.27	0.035	0.050
L4	0.64	1.01	0.025	0.040
D	6.00	6.22	0.236	0.245
Н	9.40	10.40	0.370	0.409
b	0.64	0.88	0.025	0.035
b2	0.77	1.14	0.030	0.045
b3	5.21	5.46	0.205	0.215
е	2.28	2.286 BSC) BSC
Α	2.20	2.38	0.087	0.094
A1	0.00	0.13	0.000	0.005
С	0.45	0.60	0.018	0.024
c2	0.45	0.58	0.018	0.023
D1	5.30	-	0.209	-
E1	4.40	-	0.173	-
θ	0'	10'	0'	10'

ECN: S-81965-Rev. A, 15-Sep-08

DWG: 5973

Notes

- 1. Package body sizes exclude mold flash, protrusion or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 0.10 mm per side.
- 2. Package body sizes determined at the outermost extremes of the plastic body exclusive of mold flash, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.
- 3. The package top may be smaller than the package bottom.
- 4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10 mm total in excess of "b" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.

Document Number: 91344 www.vishay.com Revision: 15-Sep-08



TO-251AA (HIGH VOLTAGE)



Section B - B and C - C

	MILLIN	METERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	2.18	2.39	0.086	0.094
A1	0.89	1.14	0.035	0.045
b	0.64	0.89	0.025	0.035
b1	0.65	0.79	0.026	0.031
b2	0.76	1.14	0.030	0.045
b3	0.76	1.04	0.030	0.041
b4	4.95	5.46	0.195	0.215
С	0.46	0.61	0.018	0.024
c1	0.41	0.56	0.016	0.022
c2	0.46	0.86	0.018	0.034
D	5.97	6.22	0.235	0.245

	MILLIN	IETERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D1	5.21	-	0.205	-
Е	6.35	6.73	0.250	0.265
E1	4.32	-	0.170	-
е	2.29	2.29 BSC		BSC
L	8.89	9.65	0.350	0.380
L1	1.91	2.29	0.075	0.090
L2	0.89	1.27	0.035	0.050
L3	1.14	1.52	0.045	0.060
θ1	0'	15'	0'	15'
θ2	25'	35'	25'	35'

ECN: S-82111-Rev. A, 15-Sep-08

DWG: 5968

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimension are shown in inches and millimeters.
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.13 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.
- 4. Thermal pad contour optional with dimensions b4, L2, E1 and D1.
- 5. Lead dimension uncontrolled in L3.
- 6. Dimension b1, b3 and c1 apply to base metal only.
- 7. Outline conforms to JEDEC outline TO-251AA.

Document Number: 91362 Revision: 15-Sep-08



RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000