

HF900 900V Offline Switching Regulator

DESCRIPTION

The HF900 is a flyback regulator with an integrated 900V MOSFET. Requiring a minimum number of external components, the HF900 provides excellent power regulation in AC/DC applications that require high reliability. These applications include smart meters, large appliances, industrial controls, and products powered by unstable AC grids.

The regulator uses peak-current-mode control to provide excellent transient response and easy loop compensation. When the output power falls below a given level, the regulator enters burst mode to lower the standby power consumption.

The MPS proprietary 900V monolithic process enables over-temperature protection (OTP) on the same silicon of the 900V power FET, offering precise thermal protection. Also, it offers a full suite of protection features such as $V_{\rm CC}$ undervoltage lockout, over-load protection, over-voltage protection, and short-circuit protection.

The HF900 is designed to minimize electromagnetic interference for wireless communication in home and building automation applications. The operating frequency programmed externally with a single resistor, so the power supply's radiated energy can be designed to avoid the interference with wireless communication.

In addition to the programmable frequency, the HF900 employs a frequency jittering function that not only greatly reduces the noise level but also reduces the cost of the EMI filter.

The HF900 is available in SOIC14-11 and PDIP8-7EP packages.

FEATURES

- Internal Integrated 900V MOSFET
- Programmable Fixed Switching Frequency up to 300kHz
- Frequency Jittering
- Current-Mode Operation
- Internal High-Voltage Current Source
- Low Standby Power Consumption via Active Burst Mode
- Internal Leading Edge Blanking
- Built-In Soft-Start Function
- Internal Slope Compensation
- Built-In Input Over-Voltage Protection
- Over-Temperature Protection (OTP)
- V_{CC} Under-Voltage Lockout with Hysteresis
- Over-Voltage Protection on V_{CC}
- Time-Based Overload Protection
- Short-Circuit Protection (SCP)

APPLICATIONS


- Smart Power Meters
- Large Appliances
- Industrial Controls
- All AC/DC Supplies Sold Where Power Grid may be Unstable

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance.

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.



TYPICAL APPLICATION





ORDERING INFORMATION

Part Number*	Package	Top Marking
HF900GPR	PDIP8-7EP	See Below
HF900GS	SOIC14-11	See Below

^{*} For Tape & Reel, add suffix –Z (e.g. HF900GPR–Z);

TOP MARKING (PDIP8-7EP)

HF900 MPSYYWW LLLLLLL

HF900: part number; MPS: MPS prefix: YY: year code; WW: week code: LLLLLLL: lot number;


TOP MARKING (SOIC14-11)

MP<u>SYYWW</u> HF900 LLLLLLLL

MPS: MPS prefix: YY: year code; WW: week code: HF900: part number; LLLLLLLL: lot number;



PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

DRAIN	0.3V to 900V
VCC	0.3V to 30V
All other pins	0.3V to 6.5V
Continuous power dissipation (T	_A = +25°C) ⁽²⁾
PDIP8-7EP	1.47W
SOIC14-11	1.45W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	60°C to +150°C
ESD capability human body mod	del 2.0kV
ESD capability charged device n	nodel 2.0kV

Thermal Resistance (4)	$oldsymbol{ heta}_{JA}$	$\boldsymbol{\theta}_{JC}$	
PDIP8-7EP	68	7	.°C/W
SOIC14-11	70	35	.°C/W

NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{CC} =12V, T_J =-40°C~125°C, Min & Max are guaranteed by characterization, typical is tested under 25°C, unless otherwise noted.

Parameter	Symbol	Conditions		Min	Тур	Max	Unit
Start-Up Current Source (DR	AIN)						
Supply current from DRAIN	I _{Charge}	VCC = 6V; V _{Drain} = 400V		1.35	2	3.1	mA
Leakage current from DRAIN	I _{Leak}	VCC = 13V; V _{Dr}	_{ain} = 400V		15	30	μΑ
Breakdown voltage	$V_{(BR)DSS}$	I _{leakage} = 100μA		900			V
On atata registance	Б	VCC = 10.1V;	T _J = 25°C		13	17	Ω
On-state resistance	$R_{DS(ON)}$	$I_{Drain} = 100 \text{mA}$	T _J = 125°C		22	26	Ω
Supply Voltage Management	(VCC)		•				
VCC upper level where the IC switches on	V _{CCH}			11.5	13.0	14.5	V
VCC lower level where the IC switches off	V _{CCL}			8.9	9.4	10.1	V
VCC hysteresis	V _{CC_HYS}			2.7	3.6	4.6	V
VCC OVP level	V_{OVP}			24.5	26.0	27.3	V
VCC re-charge level where the protection occurs	V_{CCR}			4.5	5.3	6	V
Quiescent current at protection phase	I _{Pro}	VCC = 6V				700	μA
Quiescent current	IQ	VCC = 13V			780	980	μΑ
Operation current	I _{CC}	VCC = 13V; f _S = 100kHz			1.7	2	mA
Feedback Management (FB)							
Internal pull-up resistor	R_{FB}				10		kΩ
Internal pull-up voltage	V_{UP}			3.8	4.1	4.4	V
FB to current-set-point division ratio	I _{div}				3.3	3.6	
Internal soft-start time	T _{SS}				3		ms
FB decreasing level where the regulator enters burst mode	V_{BURL}			0.4	0.5	0.6	V
FB increasing level where the regulator leaves burst mode	V_{BURH}			0.58	0.70	0.86	V
Overload set point	V_{OLP}			3.5	3.8	4.1	V
Overload delay time	T_{Delay}	f _S = 100kHz			82		ms
Timing Resistor (FSET)							
FSET reference voltage	V_{FSET}			1.15	1.23	1.3	V
Frequency spectrum jittering range in percentage of Fs	R _{Jittering}	Example: $f_S = 100kHz$, then jittering is ±4kHz			±4		%
Typical operating frequency	f _S	T_J = 25°C; R_{FSET} = 100kΩ		90	104	118	kHz



ELECTRICAL CHARACTERISTICS

 V_{CC} =12V, T_J =-40°C~125°C, Min & Max are guaranteed by characterization, typical is tested under 25°C, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit		
Current Sampling Management (SOURCE)								
Leading edge blanking for current sensor	T _{LEB1}			350		ns		
Leading edge blanking for SCP	T _{LEB2}			300		ns		
Maximum current set point	V _{CS}		0.90	0.97	1.04	V		
Short-circuit protection set point	V _{SC}		1.32	1.42	1.62	V		
Slope compensation ramp	S_{Ramp}	f _S = 100kHz		40		mV/µs		
Protection Management (PRO	O)		·					
Protection voltage	V_{PRO}		2.92	3.1	3.32	V		
Protection hysteresis	V_{HY}			0.2		V		
Thermal Shutdown								
Thermal shutdown threshold ⁽⁵⁾				150		°C		
Thermal shutdown recovery hysteresis ⁽⁵⁾				30		°C		

Notes:

5) Guaranteed by Design & Characterization.



VCC UPPER LEVEL (V)

12.4

-50

TYPICAL CHARACTERISTICS

VCC Upper Level vs. **Temperature** 13.6 13.4 13.0 12.8 12.6

50


TEMPERATURE (°C)

100


150


Temperature 9.6 9.5 VCC LOW LEVEL (V) 9.3 9.2 9.1 9.0 -50 50 150 0 100 TEMPERATURE (°C)


VCC Low Level vs.




Temperature 6.3 6.1 VCC RE-CHARGE LEVEL (V) 5.9 5.7 5.5 5.3 5.1 4.9 4.7 4.5 4.3 150 -50 50 100 TEMPERATURE (°C)








FB Level Leave Burst





Over Load Set Point vs.






TYPICAL CHARACTERISTICS (continued)







Max Current Set Point




Short Circuit Protection


Pro Protection Voltage vs. Temperature 3.3 PRO PROTECTION VOLTAGE (V) 3.25 3.2 3.15 3. ′ 3.05 2.95 150 -50 0 50 100 TEMPERATURE (°C)





BV_Drain_100µA vs.











TYPICAL PERFORMANCE CHARACTERISTICS


Performance waveforms are tested on the evaluation board of the Design Example section. V_{IN} = 230V, V_{OUT1} = 12.5V, V_{OUT2} = 5V, Primary Inductance=2.5mH, $N_P:N_{AUX}:N_{S1}:N_{S2}$ = 125:14:14:9, T_A = 25°C, unless otherwise noted.




























TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section. V_{IN} = 230V, V_{OUT1} = 12.5V, V_{OUT2} = 5V, Primary Inductance=2.5mH, $N_P:N_{AUX}:N_{S1}:N_{S2}$ = 125:14:14:9, T_A = 25°C, unless otherwise noted.









PIN FUNCTIONS

Pin # PDIP8-7EP	Pin # SOIC14-11	Name	Description
1	6	FB	Feedback. The output voltage from the external compensation circuit is fed into this pin. FB and the current sense signal from SOURCE determines the PWM duty cycle. A feedback voltage of V_{OLP} triggers overload protection while V_{BURL} triggers burst-mode operation. The regulator exits burst-mode operation and enters normal operation when the FB voltage reaches V_{BURH} .
2	5	PRO	Input over-voltage protection. When voltage on PRO rises to V_{PRO} , the IC is shut down with hysteresis.
3	4	FSET	Switching converter frequency set. Connect a resistor to GND to set the switching frequency up to 300kHz.
4	3	VCC	Supply voltage . Connect a 22 μ F bulk capacitor and a 0.1 μ F ceramic capacitor for most applications. When V_{CC} rises to V_{CCH} , the IC starts switching; when it falls below V_{CCL} , the IC stops switching.
5	14	DRAIN	Drain of the internal MOSFET . Input for the start-up high-voltage current source.
7	9	SOURCE	Source of the internal MOSFET. Input of the primary current sense signal.
8	1,2,7,8	GND	IC ground.
	13	NC	Not connected.



FUNCTIONAL BLOCK DIAGRAM




Figure 1: Internal Function Block Diagram



OPERATION

The HF900 integrates a 900V MOSFET for a reliable switch-mode power supply solution. It has burst-mode operation to minimize the standby power consumption at light load. Protection features such as auto-recovery for overload protection (OLP), short-circuit protection (SCP), over-voltage protection (OVP), and thermal shutdown for over-temperature protection (OTP) contribute to a safer converter design with minimal external components.

PWM Operation

The HF900 employs peak-current-mode control. On the secondary side, the output voltage is divided by a voltage divider network. This voltage is fed back to the primary side as voltage on the FB using an optocoupler and a shunt regulator. The voltage at FB is compared to the V_{Sense} voltage, which measures the MOSFET switching current. The integrated MOSFET turns on at the beginning of each clock cycle. The current in the transformer magnetizing inductance increases until it reaches the value set by the FB voltage, and then the integrated MOSFET turns off.

Start-Up and VCC UVLO

Initially, the IC is driven by the internal current source, which is drawn from the high-voltage DRAIN. The IC starts switching, and the internal high-voltage current source turns off as soon as the voltage on VCC reaches $V_{\rm CCH}$. At this point, the supply of the IC is taken over by the auxiliary winding of the transformer. When VCC falls below $V_{\rm CCL}$, the regulator stops switching, and the internal high-voltage current source turns on again (see Figure 2).




Figure 2: VCC Start-Up

The lower threshold of VCC UVLO decreases from V_{CCL} to V_{CCR} when fault conditions such as SCP, OLP, OVP, and OTP occur.

Soft Start

The HF900 implements an internal soft-start circuit to reduce stress on the primary-side MOSFET and the secondary diode and smoothly establish the output voltage during start-up. The internal soft-start circuit increases the primary current sense threshold gradually, which determines the MOSFET peak current during start-up. The pulse width of the power switching device is increased progressively to establish correct operating conditions until the feedback control loop takes charge (see Figure 3).




Figure 3: Soft Start

Switching Frequency

The switching frequency of the HF900 can be set by FSET. The frequency can be set by a resistor between FSET and GND. The oscillator frequency can be attained using Equation (1):

$$f_{S} = \frac{1}{200 \times 10^{-9} + 112.5 \times 10^{-12} \times \frac{R_{FSET}}{V_{FST}}} Hz$$
 (1)

V_{EST} (1.23V) is the FSET pin reference voltage.

Over-Voltage Protection (OVP)

Monitoring the VCC voltage via a 20 μ s time constant filter allows the HF900 to enter OVP during an over-voltage condition, typically when V_{CC} goes above V_{OVP}. The regulator will resume operation once the fault disappears.

© 2015 MPS. All Rights Reserved.



Overload Protection (OLP)

The HF900 shuts down when the power supply experiences an overload. OLP is achieved by monitoring the FB voltage continuously. A fault signal is triggered when FB pulls up to 3.8V (V_{OLP} , typical value) and after an 82ms delay (8192 switching cycle, f_{S} = 100kHz). If the fault signal is still present, the HF900 shuts down. When the fault disappears, the power supply resumes operation. The OLP delay time can be attained using Equation (2):

$$T_{\text{Delay}} = \frac{82\text{ms} \times 100\text{kHz}}{f_{\text{s}}} \tag{2}$$

Short-Circuit Protection (SCP)

The HF900 shuts down when voltage on CS is higher than V_{SC} , which indicates a short circuit. The HF900 enters a safe low-power mode that prevents any thermal or stress damage. As soon as the fault disappears, the power supply resumes operation.

Thermal Shutdown (OTP)

When the junction temperature of the IC exceeds 150°C , the over-temperature protection is activated and stops output driver switching to prevent the HF900 from any thermal damage. As soon as the junction temperature drops below 120°C , the regulator resumes operation. During the protection period, the regulator enters autorecovery mode. The VCC voltage is discharged to V_{CCR} and is re-charged to V_{CCH} by the internal high-voltage current source.

Burst Operation

To minimize standby power consumption, the HF900 implements burst mode at no load and light load. As the load decreases, the FB voltage decreases. The IC stops switching when the FB voltage drops below 0.5V (V_{BRUL}, typical value). As the load power increases, the output voltage drops at a rate dependent on the load. This causes the FB voltage to rise again due to the negative feedback control loop. Once the FB voltage exceeds 0.7V (V_{BRUH.} typical value), the switching pulse resumes. The FB voltage then decreases, and the whole process repeats. Burst-mode operation alternately enables and disables the switching pulse of the MOSFET. Hence switching loss at no load and light load conditions is reduced greatly.

Figure 4 shows the burst-mode operation of the HF900.




Figure 4: Burst-Mode Operation

PRO

PRO provides extra protection against abnormal conditions. Use PRO for input OVP or other protections (input UVP, over-temperature protection for key components, etc.). If the PRO voltage exceeds 3.1V (V_{PRO} , typical value), the IC shuts down to enter auto-recovery mode. Once the fault disappears, the power supply resumes operation.

Peak Current Limit

In normal operation, the primary peak current is sensed by a sensing resistor between SOURCE and GND. The turn-off threshold of the MOSFET is set by the FB voltage ($V_{Sense} = V_{FB}/I_{div}$). When the sensing resistor voltage reaches V_{Sense} , the MOSFET turns off. The I_{div} is the FB to the current-set-point division ratio.

During an overload condition, the primary peak current threshold is limited internally to the maximum value of 0.97V (V_{CS} , typical value), even if the V_{FB} voltage exceeds 3.2V, to avoid excessive output power and lower the switch voltage rating.

During the start-up period, the primary peak current threshold increases internally to the maximum current set point (V_{CS}) gradually.

Leading Edge Blanking (LEB)

In order to avoid turning off the MOSFET by mistrigger spikes shortly after the switch turns



on, the IC implements leading edge blanking. During the blanking time, any trigger signal on SOURCE is blocked. An internal leading edge blanking (LEB) unit containing two LEB times is employed between SOURCE and the current comparator input to avoid premature switching pulse termination due to the parasitic capacitances. During the blanking time, the current comparator is disabled and cannot turn off the MOSFET.

Current sensor leading edge blanking inhibits the current limitation comparator for 350ns (T_{LEB1} , typical value), and the SCP leading edge blanking inhibits the SCP current comparator for 300ns (T_{LEB2} , typical value). Figure 5 shows the primary current sense waveform and the leading edge blanking.




Figure 5: Leading Edge Blanking



APPLICATION INFORMATION

Selecting the Input Capacitor

The bulk capacitors of the rectifier bridge filter the rectified AC input, which supplies the DC input voltage for the converter. Figure 6 shows the typical DC bus voltage waveform of a full-bridge rectifier.




Figure 6: Input Voltage Waveform

When the full-bridge rectifier is used, usually the input capacitor is set at $2\mu F/W$ for the universal input condition ($85\sim265V_{AC}$). For high-voltage input (>185VAC) application, cut the capacitor values in half. The input power (P_{in}) is estimated with Equation (3):

$$P_{in} = \frac{V_{o} \times I_{o}}{\eta}$$
 (3)

Where V_O is the output voltage, I_O is the rated output current, and η is the estimated efficiency. Generally, η is between 0.75 and 0.85 depending on the input range and output application.

From the waveform in Figure 6, the AC input voltage (V_{AC}) and the DC input voltage (V_{DC}) are calculated using Equation (4):

$$V_{DC}(V_{AC},t) = \sqrt{2 \times V_{AC}^2 - \frac{2 \times P_{in}}{C_{in}} \times t}$$
 (4)

 V_{AC} starts to charge the input capacitor when the DC bus voltage reaches the minimum value ($V_{DC} = V_{AC}$, approximately). t1 can be calculated using Equation (5):

$$V_{DC(min)} = V_{DC}(V_{AC(min)}, t1)$$
 (5)

Very low DC input voltage can cause a thermal problem in a full load. It is recommended that the minimum DC voltage is higher than 70V. Otherwise the input capacitor value should be increased.

As a 900V offline regulator, the HF900 suits very high-voltage input applications. General input capacitors with 400V voltage ratings cannot satisfy the safety requirement. Thus, stack capacitors can be used in very high input voltage applications such as a 420VAC input (see Figure 7).




Figure 7: Input Stack Capacitor Circuit

C1 and C2 endure half of the input DC voltage rating, respectively. R1 to R4 should use the same value resistor to equalize the C1 and C2 voltage stress. It is recommended to use a 1206 package for R1 to R4 to satisfy the safety requirement. Also, the R1 to R4 values should be large enough for energy saving. For example, the total value of R1 to R4 is $20M\Omega$, which consumes about 18mW in 600VDC bus voltage.

Primary-Side Inductor Design (L_m)

Normally, the converter is designed to operate in CCM with low input voltage. CCM is needed to satisfy the output energy requirement for the universal input condition. With a built-in slope compensation function, the HF900 supports CCM when the duty cycle exceeds 50%. Set the ratio (K_P) of the primary inductor ripple current amplitude vs. the peak current value to 0 < $K_P \le 1$, where $K_P = 1$ for DCM. Figure 8 shows the relevant waveforms. A larger inductor leads to a smaller K_P , which reduces RMS current but increases the transformer size. For 5W application, an optimal K_P value is between 0.8



and 1 for the universal input range and 1 for a 230VAC input range.




Figure 8: Typical Primary Current Waveform

For CCM at a minimum input, the converter duty cycle is determined using Equation (6):

$$D = \frac{(V_O + V_F) \times N}{(V_O + V_F) \times N + V_{DC(min)}}$$
(6)

Where:

 V_F is the secondary diode's forward voltage, and N is the transformer turns ratio.

The MOSFET turn-on time is calculated with Equation (7):

$$T_{ON} = \frac{D}{f_{S}} \tag{7}$$

Where, f_S is the operating frequency.

The input average current, ripple current, peak current, and valley current of the primary side are calculated using Equation (8), Equation (9), Equation (10) and Equation (11):

$$I_{AV} = \frac{P_{in}}{V_{DC(min)}} \tag{8}$$

$$I_{\text{ripple}} = K_{P} \times I_{\text{peak}}$$
 (9)

$$I_{\text{peak}} = \frac{I_{\text{AV}}}{(1 - \frac{K_{\text{p}}}{2}) \times D} \tag{10}$$

$$I_{\text{valley}} = (1 - K_{\text{P}}) \times I_{\text{peak}} \tag{11}$$

Estimate L_m using Equation (12):

$$L_{m} = \frac{V_{DC(min)} \times T_{ON}}{I_{ripple}}$$
 (12)

Current-Sense Resistor




Figure 9: Slope Compensation Waveform

Figure 9 shows the slope compensation waveform. When the sum of the sense resistor voltage and the slope compensation voltage reaches the peak current limit (V_{CS}), the HF900 turns off the internal MOSFET. The maximum peak current limit is 0.97V (V_{CS} , typical value), and the slope compensation slew rate is 40mV/ μ s. Considering the margin, use 0.95× V_{CS} as the peak current limit at full load. The voltage on the sense resistor is given using Equation (13):

$$V_{\text{sense}} = 0.95 \times V_{\text{CS}} - S_{\text{Ramp}} \times T_{\text{ON}}$$
 (13)

The value of the sense resistor is calculated using Equation (14):

$$R_{\text{sense}} = \frac{V_{\text{sense}}}{I_{\text{peak}}} \tag{14}$$

Use Equation (15) to select the current sense resistor with an appropriate power rating based on the power loss:

$$P_{\text{sense}} = \left[\left(\frac{I_{\text{peak}} + I_{\text{valley}}}{2} \right)^2 + \frac{1}{12} \times \left(I_{\text{peak}} - I_{\text{valley}} \right)^2 \right] \times D \times R_{\text{sense}}$$
 (15)

PRO

Extra protection can be enabled using the HF900 PRO. A typical input over-voltage protection circuitry is shown in Figure 10.

© 2015 MPS. All Rights Reserved.






Figure 10: Input Over-Voltage Protection Setup

The input over-voltage protection point can be calculated using Equation (16):

$$V_{INOVP} = V_{PRO} \times \frac{R5 + R6 + R7 + R8}{R8}$$
 (16)

For resistors R5 to R7, 1206 packages should be used for safety considerations. The total value should be larger than $10M\Omega$ for energy saving purposes.

Switching voltage noise can occur if R% to R* have large values, which disturbs the PRO protection action. One ceramic capacitor (around 1nF) should be paralleled with PRO and GND. It should be located near the IC to decouple the switching voltage noise.

Frequency Jittering

The HF900 provides a frequency jittering function, which simplifies the input EMI filter design and decreases the system cost. The HF900 has optimized frequency jittering with a $\pm 4\%$ frequency deviation range and a $256T_{\rm S}$ carrier cycle that effectively improves EMI by spreading the energy dissipation over the frequency range.

Thermal Performance Optimization

The HF900 is dedicated to high input voltage application. However, the high input voltage can cause greater switching loss on the MOSFET, especially under a high frequency, which may lead to poor thermal performance. Tests show that turn-on loss is dominant under a high input, so thermal performance optimization should focus mainly on reducing turn-on loss.

As we know that turn-on loss is caused by a turn-on current spike and V_{DS} , measures should be

taken to reduce either the V_{DS} or the turn-on spike to get better thermal performance.

In order to reduce V_{DS} , use a small turns ratio-N to minimize the reflected output voltage on the primary MOSFET.

To suppress a turn-on spike of the MOSFET, CCM operation should be avoided, especially under a high input. The transformer structure should be designed to achieve minimum parasitic capacitance of each winding and between the primary and secondary windings.

For the HF900 PDIP8-7EP package, a heat sink can be used to further improve thermal performance in very critical applications.

In addition, choose an appropriate operating frequency for better thermal performance and EMI.

Table 1 shows the maximum output power test results of the HF900 (both packages were tested without a heat sink).

Table 1: Maximum Output Power

Package	f _s (kHz)	P _{MAX} (W)
PDIP8-7EP	50	7
FDIF6-7LF	100	3
SOIC14-11	50	8
301014-11	100	4

NOTES:

- 1. The maximum output power is tested under $T_A = 50$ °C.
- 2. In order to reduce V_{DS} , the turns ratio is set to 5.
- 3. V_{IN} = 85~420VAC, single output, V_{OUT} = 12.5V.
- 4. PDIP8-7EP package is tested without a heat sink, and GND is connected to 2cm² copper areas. GND of the SOIC14-11 package is connected to 2.5cm² copper areas.
- 5. Working condition under V_{IN} = 85VAC is set to BCM.


PCB Layout Guidelines

Efficient PCB layout is critical to achieve reliable operation, good EMI performance, and good thermal performance. For best results, refer to Figure 11 and follow the guidelines below:

- 1) Minimize the power stage switching stage loop area. This includes the input loop (C2–C1-T1–U1–R12/R13–C2), the auxiliary winding loop (T1–D6–C6–T1), the output loop (T1–D8–C9–T1 and T1–D7–C7–T1), and the RCD loop (T1–D5–R16/R17/C3–T1).
- 2) Keep the input loop, GND, and control circuit separate and only connect them at C2.



- 3) Connect the heat sink to the primary GND plane to improve EMI and thermal dissipation.
- 4) Place the control circuit capacitors (for FB, PRO, and VCC) close to the IC to decouple the switching voltage noise.
- 5) Enlarge the GND pad near the IC for good thermal dissipation.
- 6) Keep the EMI filter far away from the switching point.
- 7) Ensure the two outputs clearance distance satisfy the insulation requirement.






Figure 11: Recommended PCB Layout

Design Example

Table 2 is a design example using the application guidelines for the given specifications:

Table 2: Design Example

V _{IN}	85 to 420VAC		
V _{OUT1}	12.5V		
I _{OUT1}	0.4A		
V _{OUT2}	5V		
I _{OUT2}	0.05A		
f _S	100kHz		

The detailed application schematic is shown in Figure 12. The typical performance and circuit waveforms have been shown in the typical performance characteristics section. For more device applications, please refer to the related evaluation board datasheets.



TYPICAL APPLICATION CIRCUITS




Figure 12: Typical Application Schematic




Figure 13: Transformer Structure




Table 3: Winding Order

Tape (T)	Winding	Margin Wall PRI side	Terminal Start—>End	Margin Wall SEC side	Wire Size (φ)	Turns (T)
1						
1	N1	0mm	1→NC	0mm	0.18mm*2	18
1	N2	0mm	2→1	0mm	0.18mm*1	125
1	N3	0mm	4→3	0mm	0.15mm*1	14
1	N4	0mm	5→6	0mm	0.4mm*1	14
3	N5	3mm	10→9	3mm	0.2mm*1	9




FLOW CHART



22




EVOLUTION OF THE SIGNALS IN PRESENCE OF FAULTS







PACKAGE INFORMATION

PDIP8-7EP



TOP VIEW





SIDE VIEW


NOTE:


- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH AND WIDTH DO NOT INCLUDE MOLD FLASH, OR PROTRUSIONS.
- 3) JEDEC REFERENCE IS MS-001, VARIATION BA.
- 4) DRAWING IS NOT TO SCALE.

24




SOIC14-11





NOTE:

FRONT VIEW



DETAIL "A"

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

SIDE VIEW

- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AB.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.