

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







LIS2DW12



MEMS digital output motion sensor: high-performance ultra-low-power 3-axis "femto" accelerometer

Datasheet - production data



Features

- Ultra-low power consumption: 50 nA in powerdown mode, below 1 μA in active low-power mode
- Very low noise: down to 1.3 mg RMS in lowpower mode
- Multiple operating modes with multiple bandwidths
- · Android stationary detection, motion detection
- Supply voltage, 1.62 V to 3.6 V
- · Independent IO supply
- $\pm 2g/\pm 4g/\pm 8g/\pm 16g$ full scale
- High-speed I²C/SPI digital output interface
- · Single data conversion on demand
- 16-bit data output
- · Embedded temperature sensor
- Self-test
- 32-level FIFO
- 10000 g high shock survivability
- ECOPACK[®], RoHS and "Green" compliant

Applications

- Motion detection for wearables
- · Gesture recognition and gaming
- Motion-activated functions and user interfaces
- Display orientation
- Tap/double-tap recognition
- · Free-fall detection
- · Smart power saving for handheld devices
- Hearing aids

- Portable healthcare devices
- Wireless sensor nodes
- · Motion-enabled metering devices

Description

The LIS2DW12 is an ultra-low-power highperformance three-axis linear accelerometer belonging to the "femto" family which leverages on the robust and mature manufacturing processes already used for the production of micromachined accelerometers.

The LIS2DW12 has user-selectable full scales of $\pm 2g/\pm 4g/\pm 8g/\pm 16g$ and is capable of measuring accelerations with output data rates from 1.6 Hz to 1600 Hz.

The LIS2DW12 has an integrated 32-level first-in, first-out (FIFO) buffer allowing the user to store data in order to limit intervention by the host processor.

The embedded self-test capability allows the user to check the functioning of the sensor in the final application.

The LIS2DW12 has a dedicated internal engine to process motion and acceleration detection including free-fall, wakeup, highly configurable single/double-tap recognition, activity/inactivity, stationary/motion detection, portrait/landscape detection and 6D/4D orientation.

The LIS2DW12 is available in a small thin plastic land grid array package (LGA) and it is guaranteed to operate over an extended temperature range from -40 °C to +85 °C.

Table 1. Device summary

Order codes	order codes Temp. range [°C]		Packaging
LIS2DW12	-40 to +85	LGA-12	Tray
LIS2DW12TR	-40 to +85	LGA-12	Tape and reel

Contents LIS2DW12

Contents

1	Bloc	k diagram a	and pin description	8
	1.1	Block diagr	ram	8
	1.2	Pin descrip	tion	9
2	Mec	nanical and	electrical specifications	11
	2.1	Mechanica	I characteristics	11
	2.2	Electrical c	haracteristics	13
	2.3	Temperatu	re sensor characteristics	14
	2.4	Communic	ation interface characteristics	15
		2.4.1 SF	PI - serial peripheral interface	15
		$2.4.2 l^2$	C - inter-IC control interface	16
	2.5	Absolute m	aximum ratings	18
3	Tern	ninology an	d functionality	19
	3.1	Terminolog	у	19
		3.1.1 Se	ensitivity	19
		3.1.2 Ze	ro-g level offset	19
	3.2	Functionali	ty	20
		3.2.1 Op	perating modes	20
		3.2.2 Sir	ngle data conversion on demand mode	21
		3.2.3 Se	elf-test	22
		3.2.4 Ac	tivity/Inactivity, Android stationary/motion detection functions \dots	22
		3.2.5 Hig	gh tap/double-tap user configurability	23
		3.2.6 Of	fset management	23
	3.3	Sensing ele	ement	23
	3.4	IC interface	.	24
	3.5	Factory cal	ibration	24
	3.6	Temperatur	re sensor	24
4	Арр	ication hint	s	25
5	Digi	al main blo	cks	27
	5.1	Block diagr	am of filters	27



	5.2	Data s	stabilization time vs. ODR/device setting	28
	5.3	FIFO		29
		5.3.1	Bypass mode	30
		5.3.2	FIFO mode	30
		5.3.3	Continuous mode	30
		5.3.4	Continuous-to-FIFO mode	
		5.3.5	Bypass-to-Continuous mode	32
6	Digit	al inter	faces	33
	6.1	I ² C se	rial interface	33
		6.1.1	I ² C operation	34
	6.2	SPI bu	us interface	36
		6.2.1	SPI read	37
		6.2.2	SPI write	38
		6.2.3	SPI read in 3-wire mode	39
7	Regi	ster ma	apping	40
8	Regi	ster de	scription	42
	8.1	OUT_	T_L (0Dh)	42
	8.2	OUT_	T_H (0Eh)	42
	8.3	WHO_	_AM_I (0Fh)	42
	8.4	CTRL ²	1 (20h)	43
	8.5	CTRL2	2 (21h)	44
	8.6	CTRL3	3 (22h)	45
	8.7	CTRL4	4_INT1_PAD_CTRL (23h)	46
	8.8		 5_INT2_PAD_CTRL (24h)	
	8.9		 6 (25h)	
	8.10		T (26h)	
	8.11		. , JS (27h)	
	8.12		X_L (28h)	
	8.13		X_H (29h)	
	8.14		Y_L (2Ah)	
	8.15		Y_H (2Bh)	
	8.16		т_н (261)	
	0.10	001_2	د_د (۱۵۰۱)	50

10	Revis	sion history
	9.2	LGA-12 package information 61
	9.1	Soldering information
9	Pack	age information
	8.35	CTRL7 (3Fh) 60
	8.34	Z_OFS_USR (3Eh)
	8.33	Y_OFS_USR (3Dh)
	8.32	X_OFS_USR (3Ch)
	8.31	ALL_INT_SRC (3Bh)
	8.30	SIXD_SRC (3Ah)
	8.29	TAP_SRC (39h)
	8.28	WAKE_UP_SRC (38h)
	8.27	STATUS_DUP (37h)
	8.26	FREE_FALL (36h) 55
	8.25	WAKE_UP_DUR (35h)
	8.24	WAKE_UP_THS (34h)
	8.23	INT_DUR (33h)
	8.22	TAP_THS_Z (32h) 53
	8.21	TAP_THS_Y (31h)
	8.20	TAP_THS_X (30h)
	8.19	FIFO_SAMPLES (2Fh)
	8.18	FIFO_CTRL (2Eh)
	8.17	OUT_Z_H (2Dh)

LIS2DW12 List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Pin description	
Table 3.	Internal pull-up values (typ.) for SDO/SA0 and CS pins	10
Table 4.	Mechanical characteristics @ Vdd = 1.8 V, T = 25 °C unless otherwise noted	11
Table 5.	Electrical characteristics @ Vdd = 1.8 V, T = 25 °C unless otherwise noted	13
Table 6.	Temperature sensor characteristics	14
Table 7.	SPI slave timing values	15
Table 8.	I ² C slave timing values	16
Table 9.	I ² C high-speed mode specifications at 1 MHz and 3.4 MHz	17
Table 10.	Absolute maximum ratings	18
Table 11.	Operating modes - low-noise setting disabled	20
Table 12.	Operating modes - low-noise setting enabled	21
Table 13.	Internal pin status	26
Table 14.	Number of samples to be discarded	28
Table 15.	Serial interface pin description	33
Table 16.	I ² C terminology	33
Table 17.	SAD+Read/Write patterns	34
Table 18.	Transfer when master is writing one byte to slave	35
Table 19.	Transfer when master is writing multiple bytes to slave	35
Table 20.	Transfer when master is receiving (reading) one byte of data from slave	
Table 21.	Transfer when master is receiving (reading) multiple bytes of data from slave	35
Table 22.	Register map	40
Table 23.	OUT_T_L register	42
Table 24.	OUT_T_L register description	
Table 25.	OUT_T_H register	
Table 26.	OUT_T_H register description	
Table 27.	WHO_AM_I register default values	
Table 28.	Control register 1	
Table 29.	Control register 1 description	
Table 30.	Data rate configuration	
Table 31.	Mode selection	
Table 32.	Low-power mode selection	
Table 33.	Control register 2	
Table 34.	Control register 2 description	
Table 35.	Control register 3	
Table 36.	Control register 3 description	
Table 37.	Self-test mode selection	
Table 38.	Control register 4	
Table 39.	Control register 4description	
Table 40.	Control register 5	
Table 41.	Control register 5 description	
Table 42.	Control register 6	48
Table 43.	Control register 6 description	
Table 44.	Digital filtering cutoff selection	
Table 45.	Full-scale selection	
Table 46.	OUT_T register	
Table 47.	OUT_T register description	
Table 48.	STATUS register	49



List of tables LIS2DW12

Table 49.	STATUS register description	49
Table 50.	OUT X L register	49
Table 51.	OUT_X_H register	50
Table 52.	OUT_Y_L register	50
Table 53.	OUT_Y_H register	50
Table 54.	OUT_Z_L register	50
Table 55.	OUT_Z_H register	51
Table 56.	FIFO_CTRL register	
Table 57.	FIFO_CTRL register description	
Table 58.	FIFO mode selection	
Table 59.	FIFO_SAMPLES register	
Table 60.	FIFO_SAMPLES register description	
Table 61.	TAP_THS_X register	
Table 62.	TAP_THS_X register description	
Table 63.	4D/6D threshold setting FS @ ±2 g	
Table 64.	TAP_THS_Y register	
Table 65.	TAP_THS_Y register description	
Table 66.	Selection of axis priority for tap detection	
Table 67.	TAP_THS_Z register	
Table 68.	TAP_THS_Z register description	
Table 69.	INT_DUR register	
Table 70.	INT_DUR register description	
Table 71.	WAKE_UP_THS register	
Table 72.	WAKE_UP_THS register description	
Table 73.	WAKE_UP_DUR register	
Table 74.	WAKE_UP_DUR register description	
Table 75.	FREE_FALL register	
Table 76.	FREE_FALL register description	55
Table 77.	FREE_FALL threshold decoding @ ±2 g FS	
Table 78.	STATUS_DUP register	
Table 79.	STATUS_DUP register description	
Table 80.	WAKE_UP_SRC register	
Table 81.	WAKE_UP_SRC register description	
Table 82.	TAP_SRC register	
Table 83.	TAP_SRC register description	
Table 84.	SIXD_SRC register	
Table 85.	SIXD_SRC register description	
Table 86.	ALL_INT_SRC register	
Table 87.	ALL_INT_SRC register description	
Table 88.	X_OFS_USR register	
Table 89.	X_OFS_USR register description	
Table 90.	Y_OFS_USR register	
Table 91.	Y_OFS_USR register description	
Table 92.	Z_OFS_USR register	
Table 93.	Z_OFS_USR register description	59
Table 94.	CTRL7 register	
Table 95.	CTRL7 register description	
Tahla 06	Document revision history	62



LIS2DW12 List of figures

List of figures


Figure 1.	Block diagram	8
Figure 2.	Pin connections	
Figure 3.	SPI slave timing diagram	15
Figure 4.	I ² C slave timing diagram	16
Figure 5.	Single data conversion on demand functionality	22
Figure 6.	LIS2DW12 electrical connections (top view)	25
Figure 7.	Accelerometer chain	27
Figure 8.	Continuous-to-FIFO mode	
Figure 9.	Trigger event to FIFO for Continuous-to-FIFO mode	31
Figure 10.	Bypass-to-Continuous mode	32
Figure 11.	Trigger event to FIFO for Bypass-to-Continuous mode	32
Figure 12.	Read and write protocol	36
Figure 13.	SPI read protocol	37
Figure 14.	Multiple byte SPI read protocol (2-byte example)	37
Figure 15.	SPI write protocol	38
Figure 16.	Multiple byte SPI write protocol (2-byte example)	38
Figure 17.	SPI read protocol in 3-wire mode	39
Figure 18.	LGA-12 2.0 x 2.0 x 0.7 mm package outline and mechanical data	61



1 Block diagram and pin description

1.1 Block diagram

Figure 1. Block diagram



8/63 DocID029682 Rev 4

1.2 Pin description

Figure 2. Pin connections




Table 2. Pin description

Pin#	Name	Function
1	SCL	I ² C serial clock (SCL)
·	SPC	SPI serial port clock (SPC)
2 ⁽¹⁾	CS	SPI enable I ² C/SPI mode selection (1: SPI idle mode / I ² C communication
		enabled; 0: SPI communication mode / I ² C disabled)
3 ⁽¹⁾	SDO	SPI serial data output (SDO)
	SA0	I ² C less significant bit of the device address (SA0)
	SDA	I ² C serial data (SDA)
4	SDI	SPI serial data input (SDI)
	SDO	3-wire interface serial data output (SDO)
5	NC	Internally not connected. Can be tied to VDD, VDDIO, or GND.
6	GND	0 V supply
7	RES	Connect to GND
8	GND	0 V supply
9	VDD	Power supply
10	VDD_IO	Power supply for I/O pins
11	INT2	Interrupt pin 2. Clock input when selected in single data conversion on demand.
12	INT1	Interrupt pin 1

^{1.} SDO/SA0 and CS pins are internally pulled up. Refer to *Table 3* for the internal pull-up values (typ).

Table 3. Internal pull-up values (typ.) for SDO/SA0 and CS pins

Vdd_IO	Resistor value for SDO/SA0 and CS pins			
Vuu_IO	Typ. (kΩ)			
1.7 V	54.4			
1.8 V	49.2			
2.5 V	30.4			
3.6 V	20.4			

2 Mechanical and electrical specifications

2.1 Mechanical characteristics

Table 4. Mechanical characteristics @ Vdd = 1.8 V, T = 25 °C unless otherwise noted ⁽¹⁾

Symbol	Parameter	Test conditions	Min.	Typ. ⁽²⁾	Max.	Unit
				±2		
FS	Management			±4		~
13	Measurement range			±8		g
				±16		
	Sensitivity	@ FS ±2 g in High-Performance Mode and all Low- Power modes except Low-Power Mode 1		0.244		
		@ FS ±4 g in High-Performance Mode and all Low- Power Modes except Low-Power Mode 1		0.488		
So		@ FS ±8 g in High-Performance Mode and all Low- Power modes except Low-Power Mode 1		0.976		m <i>g</i> /digit
		@ FS ±16 g in High-Performance Mode and all Low- Power modes except Low-Power Mode 1		1.952		
		@ FS ±2 g in Low-Power Mode 1		0.976		
		@ FS ±4 g in Low-Power Mode 1		1.952		
		@ FS ±8 g in Low-Power Mode 1		3.904		
		@ FS ±16 g in Low-Power Mode 1		7.808		
An	Noise density - High-performance Mode ⁽³⁾	@ FS ±2 g		90		μ <i>g</i> /√Hz
RMS		Low-Power Mode 4		1.3		
	RMS noise - Low-Power Modes ⁽⁴⁾	Low-Power Mode 3		1.8		mg(RMS)
	@ FS ±2 g	Low-Power Mode 2		2.4		
		Low-Power Mode 1		4.5		
TyOff	Zero- <i>g</i> level offset accuracy ⁽⁵⁾			±20		m <i>g</i>
TCO	Zero- <i>g</i> offset change vs. temperature			±0.2		m <i>g</i> /°C



Table 4. Mechanical characteristics @ Vdd = 1.8 V, T = 25 °C unless otherwise noted $^{(1)}$

Symbol	Parameter	Test conditions	Min.	Typ. ⁽²⁾	Max.	Unit
TCS	Sensitivity change vs. temperature			0.01		%/°C
ST	Self-test positive difference		70		1500	m <i>g</i>

- 1. The product is factory calibrated at 1.8 V. The operational power supply range is from 1.62 V to 3.6 V.
- 2. Typical specifications are not guaranteed.
- 3. Noise density is the same for all ODRs. Low-noise setting enabled.
- 4. RMS noise is the same for all ODRs. Low-noise setting enabled.
- 5. Values after factory calibration test and trimming.

2.2 Electrical characteristics

Table 5. Electrical characteristics @ Vdd = 1.8 V, T = 25 °C unless otherwise noted ⁽¹⁾

Symbol	Parameter	Test conditions	Min.	Typ. ⁽²⁾	Max.	Unit
Vdd	Supply voltage		1.62	1.8	3.6	V
Vdd_IO	I/O pins supply voltage ⁽³⁾		1.62		Vdd+0.1	V
IddHR	Current consumption in High-Performance Mode ⁽⁴⁾	@ ODR range 12.5 Hz - 1600 Hz, 14-bit		90		μА
	Current consumption in Low-Power Mode ⁽⁵⁾	ODR 100 Hz		5		
		ODR 50 Hz		3		μА
IddLP		ODR 12.5 Hz		1		
		ODR 1.6 Hz		0.38		
ldd_PD	Current consumption in power-down			50		nA
V _{IH}	Digital high-level input voltage		0.8*Vdd_IO			V
V _{IL}	Digital low-level input voltage				0.2*Vdd_IO	V
V _{OH}	Digital high-level output voltage	I _{OH} = 4 mA ⁽⁶⁾	VDD_IO - 0.2 V			
V _{OL}	Digital low-level output voltage	I _{OL} = 4 mA ⁽⁶⁾			0.2 V	

^{1.} The product is factory calibrated at 1.8 V. The operational power supply range is from 1.62 V to 3.6 V.

^{2.} Typical specifications are not guaranteed.

^{3.} It is possible to remove Vdd maintaining Vdd_IO without blocking the communication busses. In this condition the measurement chain is powered off.

^{4.} Low-noise setting disabled.

^{5.} Low-Power Mode 1. Low-noise setting disabled.

^{6. 4} mA is the maximum driving capability, ie. the maximum DC current that can be sourced/sunk by the digital pad in order to guarantee the correct digital output voltage levels V_{OH} and V_{OL}.

2.3 Temperature sensor characteristics

@ Vdd = 1.8 V, T = 25 °C unless otherwise noted

Table 6. Temperature sensor characteristics

Symbol	Parameter	Min.	Typ. ⁽¹⁾	Max.	Unit	
Тор	Operating temperature range	-40		+85	°C	
Toff	Temperature offset ⁽²⁾	-15		+15	°C	
TSDr			1 ⁽³⁾		LSB/°C	
	Temperature sensor output change vs. temperature		16 ⁽⁴⁾		LSB/ C	
TODR	Temperature refresh rate in High-Performance Mode for all ODRs or in Low-Power Modes for ODRs equal to 200/100/50 Hz		50			
	Temperature refresh rate in Low-Power Modes for ODR equal to 25 Hz		25		Hz	
	Temperature refresh rate in Low-Power Modes for ODR equal to 12.5 Hz		12.5		П	
	Temperature refresh rate in Low-Power Modes for ODR equal to 1.6 Hz		1.6			

^{1.} Typical specifications are not guaranteed.

^{2.} The output of the temperature sensor is 0 LSB (typ.) at 25 $^{\circ}$ C.

^{3. 8-}bit resolution.

^{4. 12-}bit resolution.

Communication interface characteristics 2.4

2.4.1 SPI - serial peripheral interface

Subject to general operating conditions for Vdd and Top.

Table 7. SPI slave timing values

0	Parameter.	Val			
Symbol	Parameter	Min Max		- Unit	
t _{c(SPC)}	SPI clock cycle	100		ns	
f _{c(SPC)}	SPI clock frequency		10	MHz	
t _{su(CS)}	CS setup time	6			
t _{h(CS)}	CS hold time	8			
t _{su(SI)}	SDI input setup time	12			
t _{h(SI)}	SDI input hold time	15		ns	
t _{v(SO)}	SDO valid output time		50		
t _{h(SO)}	SDO output hold time	9			
t _{dis(SO)}	SDO output disable time		50		

^{1. 10} MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production.




Figure 3. SPI slave timing diagram

Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both input and output ports.

2.4.2 I²C - inter-IC control interface

Subject to general operating conditions for Vdd and Top.

Table 8. I²C slave timing values

Symbol	Parameter	I ² C standa	rd mode ⁽¹⁾	I ² C fast	Unit	
Symbol	Farameter	Min	Max	Min	Max	Oilit
f _(SCL)	SCL clock frequency	0	100	0	400	kHz
t _{w(SCLL)}	SCL clock low time	4.7		1.3		110
t _{w(SCLH)}	SCL clock high time	4.0		0.6		– μs
t _{su(SDA)}	SDA setup time	250		100		ns
t _{h(SDA)}	SDA data hold time	0.01	3.45	0.01	0.9	μs
t _{h(ST)}	START condition hold time	4		0.6		
t _{su(SR)}	Repeated START condition setup time	4.7		0.6		— µs
t _{su(SP)}	STOP condition setup time	4		0.6		
t _{w(SP:SR)}	Bus free time between STOP and START condition	4.7		1.3		

^{1.} Data based on standard I²C protocol requirement, not tested in production

START

SDA

START

STAR

Note: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.

16/63 DocID029682 Rev 4

Table 9. I²C high-speed mode specifications at 1 MHz and 3.4 MHz

	Symbol	Parameter	Min	Max	Unit	
	f _{SCL}	SCL clock frequency	0	1	MHz	
	t _{HD;STA}	Hold time (repeated) START condition	260	-		
	t _{LOW}	Low period of the SCL clock	500	-		
	t _{HIGH}	High period of the SCL clock	260	-		
	t _{SU;STA}	Setup time for a repeated START condition	260	-		
	t _{HD;DAT}	Data hold time	0	-		
	t _{SU;DAT}	Data setup time	50	-	ns	
	t _{rDA}	Rise time of SDA signal	-	120		
Fast mode	t _{fDA}	Fall time of SDA signal	-	120		
plus ⁽¹⁾	t _{rCL}	Rise time of SCL signal	20*Vdd/5.5	120		
	t _{fCL}	Fall time of SCL signal	20*Vdd/5.5	120		
	t _{SU;STO}	Setup time for STOP condition	260	-		
	C _b	Capacitive load for each bus line	-	550	pF	
	t _{VD;DAT}	Data valid time	-	450		
	t _{VD;ACK}	Data valid acknowledge time	-	450	– ns	
	V _{nL}	Noise margin at low level	0.1Vdd	-		
	V _{nH}	Noise margin at high level	0.2Vdd	-	 	
	t _{SP}	Pulse width of spikes that must be suppressed by the input filter	0	50	ns	
	f _{SCLH}	SCLH clock frequency	0	3.4	MHz	
	t _{SU;STA}	Setup time for a repeated START condition	160	-		
	t _{HD;STA}	Hold time (repeated) START condition	160	-	\neg	
	t _{LOW}	Low period of the SCLH clock	160	-		
	t _{HIGH}	High period of the SCLH clock	60	-		
	t _{SU;DAT}	Data setup time	10	-		
	t _{HD;DAT}	Data hold time	0	70		
	t _{rCL}	Rise time of SCLH signal	10	40	ns	
High-speed mode ⁽¹⁾	t _{rCL1}	Rise time of SCLH signal after a repeated START condition and after an acknowledge bit	10	80		
	t _{fCL}	Fall time of SCLH signal	10	40		
	t _{rDA}	Rise time of SDAH signal	10	80		
	t _{fDA}	Fall time of SDAH signal	10	80		
	t _{SU;STO}	Setup time for STOP condition	160	-		
	C _b	Capacitive load for each bus line	-	100	pF	
	V _{nH}	Noise margin at high level	0.2Vdd	-	V	
	t _{SP}	Pulse width of spikes that must be suppressed by the input filter	0	10	ns	

^{1.} Data based on characterization, not tested in production



2.5 **Absolute maximum ratings**

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 10. Absolute maximum ratings

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
Vdd_IO	I/O pins supply voltage	-0.3 to 4.8	V
Vin	Input voltage on any control pin (CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0)	-0.3 to Vdd_IO +0.3	V
A _{POW}	Acceleration (any axis, powered, Vdd = 1.8 V)	3000 g for 0.5 ms	g
	Acceleration (any axis, powered, vdd = 1.0 v)	10000 g for 0.2 ms	g
A _{UNP}	Acceleration (any axis, unpowered)	3000 g for 0.5 ms	g
		10000 g for 0.2 ms	g
T _{OP}	Operating temperature range	-40 to +85	°C
T _{STG}	Storage temperature range	-40 to +125	°C
ESD	Electrostatic discharge protection	2 (HBM)	kV

Note: Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.



3 Terminology and functionality

3.1 Terminology

3.1.1 Sensitivity

Sensitivity describes the gain of the sensor and can be determined by applying 1 g acceleration to it. As the sensor can measure DC accelerations this can be done easily by pointing the axis of interest towards the center of the Earth, noting the output value, rotating the sensor by 180 degrees (pointing to the sky) and noting the output value again. By doing so, ± 1 g acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and time. The sensitivity tolerance describes the range of sensitivities of a large population of sensors.

3.1.2 Zero-g level offset

Zero-*g* level offset describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface will measure 0 *g* on the X-axis and 0 *g* on the Y-axis whereas the Z-axis will measure 1 *g*. The output is ideally in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as two's complement number). A deviation from ideal value in this case is called Zero-*g* level offset. Offset is to some extent a result of stress to the MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Zero-*g* level offset change vs. temperature".



3.2 Functionality

3.2.1 Operating modes

Two sets of operating modes have been designed to offer the customer a broad choice of noise/power consumption combinations:

- Low-noise disabled (see *Table 11*)
- Low-noise enabled (see *Table 12*)

Writing the LOW_NOISE bit in CTRL6 (25h) selects the operating mode (low-noise).


From each of these two sets, five operating modes have been designed:

- 1 High-Performance Mode: focus on low noise
- 4 Low-Power Modes: trade-off between noise and power consumption

These operating modes are selected by writing the MODE[1:0] and LP_MODE[1:0] bits in CTRL1 (20h).

Table 11. Operating modes - low-noise setting disabled

Parameter		High- Performance Mode	Low-Power Mode 4	Low-Power Mode 3	Low-Power Mode 2	Low-Power Mode 1
Resolution [bit]		14-bit	14-bit	14-bit	14-bit	12-bit
ODR [Hz]		12.5 - 1600	1.6 - 200	1.6 - 200	1.6 - 200	1.6 - 200
BW [Hz]		ODR/2 (N/A for 1600 Hz), ODR/4, ODR/10, ODR/20	180 ODR/4, ODR/10, ODR/20	360 ODR/4, ODR/10, ODR/20	720 ODR/4, ODR/10, ODR/20	3200 ODR/4, ODR/10, ODR/20
Noise density [μ g/ \sqrt{Hz}] @ FS = ± 2 g, ODR=200 Hz		110	160	210	300	550
	ODR=1.6 Hz	-	0.65	0.55	0.45	0.38
	ODR=12.5 Hz	90	4	2.5	1.6	1
	ODR=25 Hz	90	8.5	4.5	3	1.5
Current consumption [µA]	ODR=50 Hz	90	16	9	5.5	3
@ Vdd=1.8 V	ODR=100 Hz	90	32	17.5	10.5	5
	ODR=200 Hz	90	63	34.5	20.5	10
	ODR=400, 800, 1600 Hz	90	-	-	-	-



Parameter		High- Performance Mode	Low-Power Mode 4	Low-Power Mode 3	Low-Power Mode 2	Low-Power Mode 1
Resolution [bit]		14-bit	14-bit	14-bit	14-bit	12-bit
ODR [Hz]		12.5 - 1600	1.6 - 200	1.6 - 200	1.6 - 200	1.6 - 200
BW [Hz]		ODR/2 (N/A for 1600 Hz), ODR/4, ODR/10, ODR/20	180 ODR/4, ODR/10, ODR/20	360 ODR/4, ODR/10, ODR/20	720 ODR/4, ODR/10, ODR/20	3200 ODR/4, ODR/10, ODR/20
Noise density [μ g/ \sqrt{Hz}] @ FS = ±2 g, ODR=200 Hz		90	130	180	240	450
	ODR=1.6 Hz	-	0.7	0.6	0.5	0.4
	ODR=12.5 Hz	120	5	3	2	1.1
	ODR=25 Hz	120	10	6	3.5	2
Current consumption [µA]	ODR=50 Hz	120	20	11	7	3.5
@ Vdd=1.8 V	ODR=100 Hz	120	39	21.5	13	6
	ODR=200 Hz	120	77	42	25	12
	ODR=400, 800, 1600 Hz	120	-	-	-	-

Table 12. Operating modes - low-noise setting enabled

3.2.2 Single data conversion on demand mode

The device features a single data conversion on demand mode which is valid for both sets of operating modes (low-noise disabled or enabled) in the 4 low-power modes. This mode is enabled by writing the MODE[1:0] bits to '10' in *CTRL1 (20h)*. Low power modes are selected by writing the LP_MODE[1:0] bits in *CTRL1 (20h)*.

The trigger for output data generation can be managed through the I²C/SPI or by applying a clock signal on the INT2 pin acting here as an input by writing the SLP_MODE_ SEL bit in CTRL3 (22h):

- When SLP_MODE_SEL = '0', output data generation is triggered by the clock signal on the INT2 pin (see *Figure 5*).
- When SLP_MODE_SEL = '1', output data generation starts when the SLP_MODE_1
 bit is set to '1' logic through the I²C/SPI. When XL data are available in the registers,
 this bit is automatically set to '0' and the device is ready for another triggered session.

Output data are generated according to the selected low-power mode.

When output data is saved in an output register or FIFO, the device goes to power-down mode and waits for a new trigger.

All ODRs in the range from 0 to up to 200 Hz are supported due to the INT2 clock input.

A DRDY signal or FIFO flags are available on the INT1 pin.

Power consumption is the same as that of standard low-power modes for the same ODR.



Trigger Signal (INT2 pin)

T_on PD T_on

DRDY (INT1 pin)

Figure 5. Single data conversion on demand functionality

At the end of turn-on time T_on, the DRDY interrupt is activated, output data are available to be read and the device goes into power-down. T_on values depend on the low-power mode as follows:

 $T_on (typ.) =$

- 1.20 ms for Low-Power Mode 1
- 1.70 ms for Low-Power Mode 2
- 2.30 ms for Low-Power Mode 3
- 3.55 ms for Low-Power Mode 4

3.2.3 Self-test

The self-test allows checking the sensor functionality without moving it. The self-test function is off when the self-test bits (ST) are programmed to '00'. When the self-test bits are changed, an actuation force is applied to the sensor, simulating a definite input acceleration. In this case the sensor outputs will exhibit a change in their DC levels which are related to the selected full scale through the device sensitivity. When the self-test is activated, the device output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force. If the output signals change within the amplitude specified in *Table 4*, then the sensor is working properly and the parameters of the interface chip are within the defined specifications.

3.2.4 Activity/Inactivity, Android stationary/motion detection functions

The activity/inactivity function recognizes the device's sleep state and allows reducing system power consumption.

When the activity/inactivity function is activated by setting the SLEEP_ON bit in WAKE_UP_THS (34h), the LIS2DW12 automatically goes to 12.5 Hz ODR in the low-power mode previously selected by the LP_MODE[1:0] bits in CTRL1 (20h) if the sleep state condition is detected and wakes up as soon as the interrupt event has been detected, increasing the output data rate and bandwidth.

With this feature the system may be efficiently switched from low-power mode to full performance depending on user-selectable positioning and acceleration events, thus ensuring power saving and flexibility.

The Android stationary/motion detection function only recognizes the device's sleep state.

5//

When the Android stationary/motion detection function is activated by setting the STATIONARY bit in *WAKE_UP_DUR* (35h), the LIS2DW12 detects acceleration below a fixed threshold but does not change either ODR or operating mode (High-Performance mode or Low-Power mode) after sleep state detection.

The Activity/Inactivity recognition and Android stationary/motion detection functions are activated by writing the desired threshold in the *WAKE_UP_THS* (34h) register. The high-pass filter is automatically enabled.

If the device is in sleep (inactivity/stationary) mode, when at least one of the axes exceeds the threshold in *WAKE_UP_THS* (34h), the device goes into a sleep-to-wake state (as wake-up).

For the activity/inactivity function, the device, in a wake-up state, will return to the operating mode (HP or LP) and ODR before sleep state detection.

Activity/Inactivity, Android stationary/motion detection threshold and duration can be configured in the following control registers:

```
WAKE_UP_THS (34h)
WAKE_UP_DUR (35h)
```

3.2.5 High tap/double-tap user configurability

The device embeds the possibility to select the following parameters:

- single axis or multiple axes in TAP_THS_Z (32h)
- axis priority in TAP_THS_Y (31h)
- threshold value of each axis in TAP_THS_X (30h), TAP_THS_Y (31h), and TAP_THS_Z (32h)
- max time threshold between 2 consecutive taps for double-tap recognition, min time threshold between 2 consecutive taps to detect a new tap event in INT_DUR (33h)

3.2.6 Offset management

The user can manage offset in the output or for wakeup detection using dedicated embedded hardware (see Section 5.1: Block diagram of filters).

3.3 Sensing element

A proprietary process is used to create a surface micromachined accelerometer. The technology allows processing suspended silicon structures which are attached to the substrate in a few points called anchors and are free to move in the direction of the sensed acceleration. In order to be compatible with the traditional packaging techniques, a cap is placed on top of the sensing element to avoid blocking the moving parts during the molding phase of the plastic encapsulation. When an acceleration is applied to the sensor the proof mass displaces from its nominal position, causing an imbalance in the capacitive half-bridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the capacitor.

At steady-state the nominal value of the capacitors are a few pF and when an acceleration is applied, the maximum variation of the capacitive load is in the fF range.



3.4 IC interface

The complete measurement chain is composed of a low-noise capacitive amplifier which converts the capacitive unbalancing of the MEMS sensor into an analog voltage using an analog-to-digital converter.

The acceleration data may be accessed through an I²C/SPI interface thus making the device particularly suitable for direct interfacing with a microcontroller.

The LIS2DW12 features a data-ready signal which indicates when a new set of measured acceleration data is available, thus simplifying data synchronization in the digital system that uses the device.

3.5 Factory calibration

The IC interface is factory-calibrated for sensitivity (So) and Zero-g level offset.

The trim values are stored inside the device in nonvolatile memory. Any time the device is turned on, the trimming parameters are downloaded into the registers to be used during active operation. This allows using the device without further calibration. If an accidental write occurs in the registers where trimming parameters are stored, the BOOT bit in *CTRL2* (21h) can help to retrieve the correct trimming parameters from nonvolatile memory without the need to switch on/off the device. This bit is automatically reset at the end of the download operation. Setting this bit has no impact on the control registers.

3.6 Temperature sensor

The temperature is available in *OUT_T_L* (*0Dh*), *OUT_T_H* (*0Eh*) stored as two's complement data, left-justified in 12-bit mode and in *OUT_T* (*26h*) stored as two's complement data, left-justified in 8-bit mode.

Refer to Table 6: Temperature sensor characteristics for the conversion factor.



LIS2DW12 Application hints

4 Application hints

Vdd IO 100nF HOST GND Vdd 10uF LIS2DW12 Vdd_IO SCL/SPC 12 11 10 VDD 9 100nF I²C configuration GND SDO/SA0 GND 8 Vdd IO SDA/SDI/SDO RES 5 6 7 9 SCL Pull-up to be added R_{pu}=10kOhm

Figure 6. LIS2DW12 electrical connections (top view)

The device core is supplied through the Vdd line while the I/O pads are supplied through the Vdd_IO line. Power supply decoupling capacitors (100 nF ceramic, 10 µF aluminum) should be placed as near as possible to pin 9 of the device (common design practice).

All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (refer to *Figure 6*). It is possible to remove Vdd while maintaining Vdd_IO without blocking the communication bus, in this condition the measurement chain is powered off.

The functionality of the device and the measured acceleration data are selectable and accessible through the I²C or SPI interfaces. When using the I²C, CS must be tied high (i.e. connected to Vdd_IO).

The functions, the threshold and the timing of the two interrupt pins (INT1 and INT2) can be completely programmed by the user through the I^2C/SPI interface.