



FQD3P50 / FQU3P50

500V P-Channel MOSFET

General Description

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for electronic lamp ballast based on complimentary half bridge.


Features

- -2.1A, -500V, $R_{DS(on)} = 4.9\Omega @V_{GS} = -10 \text{ V}$
- Low gate charge (typical 18 nC)
- Low Crss (typical 9.5 pF)
- · Fast switching
- 100% avalanche tested
- · Improved dv/dt capability
- · RoHS Compliant









Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQD3P50 / FQU3P50	Units
V _{DSS}	Drain-Source Voltage		-500	V
I _D	Drain Current - Continuous (T _C = 25°C)		-2.1	А
	- Continuous (T _C = 100°C)		-1.33	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	-8.4	Α
V_{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	250	mJ
I _{AR}	Avalanche Current	(Note 1)	-2.1	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	5.0	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		-4.5	V/ns
P _D	Power Dissipation (T _A = 25°C) *		2.5	W
	Power Dissipation (T _C = 25°C)		50	W
	- Derate above 25°C		0.4	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

* When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		2.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W

©2009 Fairchild Semiconductor Internati Rev. A2, January 2009

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-500			V
ΔBV_{DSS} / ΔT_J	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		0.42		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -500 V, V _{GS} = 0 V			-1	μΑ
		V _{DS} = -400 V, T _C = 125°C	-		-10	μA
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = -30 V, V _{DS} = 0 V	-		-100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
	racteristics					1
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-3.0		-5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_D = -1.05 \text{ A}$		3.9	4.9	Ω
9 _{FS}	Forward Transconductance	$V_{DS} = -50 \text{ V}, I_{D} = -1.05 \text{ A} \text{ (Note 4)}$	-	2.1		S
	ic Characteristics				T	
C _{iss}	Input Capacitance Output Capacitance	V _{DS} = -25 V, V _{GS} = 0 V, f = 1.0 MHz		510 70	660	pF pF
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	DO 1 00 1				- '
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics	DO 1 00 1		70 9.5	90	pF pF
C _{iss} C _{oss} C _{rss} Switchi	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time	f = 1.0 MHz V _{DD} = -250 V, I _D = -2.7 A,		70 9.5	90 12 35	pF pF
C_{iss} C_{oss} C_{rss} Switchi $t_{d(on)}$ t_r	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time Turn-On Rise Time	f = 1.0 MHz		70 9.5 12 56	90 12 35 120	pF pF
C_{iss} C_{oss} C_{rss} Switchi $t_{d(on)}$ t_r $t_{d(off)}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	f = 1.0 MHz V _{DD} = -250 V, I _D = -2.7 A,		70 9.5 12 56 35	90 12 35 120 80	pF pF ns ns
C_{iss} C_{oss} C_{rss} Switchi $t_{d(on)}$ t_r $t_{d(off)}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	f = 1.0 MHz V_{DD} = -250 V, I_{D} = -2.7 A, R_{G} = 25 Ω (Note 4, 5)		70 9.5 12 56 35 45	90 12 35 120 80 100	pF pF ns ns
$\begin{aligned} &C_{iss}\\ &C_{oss}\\ &C_{rss} \end{aligned}$ $&Switchi\\ &t_{d(on)}\\ &t_{r}\\ &t_{d(off)}\\ &t_{f}\\ &Q_{g} \end{aligned}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance Ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	f = 1.0 MHz $V_{DD} = -250 \text{ V, } I_{D} = -2.7 \text{ A,}$ R_{G} = 25 Ω (Note 4, 5) $V_{DS} = -400 \text{ V, } I_{D} = -2.7 \text{ A,}$	 	70 9.5 12 56 35	90 12 35 120 80	pF pF ns ns
$\begin{aligned} &C_{iss}\\ &C_{oss}\\ &C_{rss} \end{aligned}$ $&Switchi\\ &t_{d(on)}\\ &t_{r}\\ &t_{d(off)}\\ &t_{f}\\ &Q_{g} \end{aligned}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	f = 1.0 MHz V_{DD} = -250 V, I_{D} = -2.7 A, R_{G} = 25 Ω (Note 4, 5)	 	70 9.5 12 56 35 45 18	90 12 35 120 80 100 23	pF pF ns ns ns
C_{iss} C_{oss} C_{rss} Switchi $t_{d(on)}$ t_r $t_{d(off)}$ t_f Q_g Q_{gs} Q_{gd} Drain-S	Input Capacitance Output Capacitance Reverse Transfer Capacitance Ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = -250 \text{ V, } I_{D} = -2.7 \text{ A,}$ $R_{G} = 25 \Omega$ (Note 4, 5) $V_{DS} = -400 \text{ V, } I_{D} = -2.7 \text{ A,}$ $V_{GS} = -10 \text{ V}$ (Note 4, 5)	 	70 9.5 12 56 35 45 18 3.6 9.2	90 12 35 120 80 100 23 	pF pF ns ns ns ns nc nC
C_{iss} C_{oss} C_{rss} Switchi $t_{d(on)}$ t_r $t_{d(off)}$ t_f C_{g} C_{gg} C_{gg} Drain-S	Input Capacitance Output Capacitance Reverse Transfer Capacitance Ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics ar Maximum Continuous Drain-Source Dio	$f = 1.0 \text{ MHz}$ $V_{DD} = -250 \text{ V, } I_{D} = -2.7 \text{ A,}$ $R_{G} = 25 \Omega$ (Note 4, 5) $V_{DS} = -400 \text{ V, } I_{D} = -2.7 \text{ A,}$ $V_{GS} = -10 \text{ V}$ (Note 4, 5) and Maximum Ratings $D_{DG} = -2.7 \text{ A}$ $V_{DS} = -2.7 \text{ A}$		70 9.5 12 56 35 45 18 3.6 9.2	90 12 35 120 80 100 23 	pF pF ns ns ns ns nC nC
C_{iss} C_{oss} C_{rss} Switchi $t_{d(on)}$ t_r $t_{d(off)}$ t_f C_{gg} C_{gg} C_{ggd} Drain-S	Input Capacitance Output Capacitance Reverse Transfer Capacitance Ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics ar Maximum Continuous Drain-Source Diode F	$f = 1.0 \text{ MHz}$ $V_{DD} = -250 \text{ V, } I_{D} = -2.7 \text{ A,}$ $R_{G} = 25 \Omega$ $(Note 4, 5)$ $V_{DS} = -400 \text{ V, } I_{D} = -2.7 \text{ A,}$ $V_{GS} = -10 \text{ V}$ $(Note 4, 5)$ $Note 4, 5$ $Note 5, 5$ $Note 6, 5$ $Note 6, 5$ $Note 6, 5$ $Note 6, 5$ $Note 7, 5$ $Note 7, 5$ $Note 8, 5$ $Note 9, 5$ No	 	70 9.5 12 56 35 45 18 3.6 9.2	90 12 35 120 80 100 23 	pF pF ns ns ns nc nC nC
$\begin{array}{c} C_{iss} \\ C_{oss} \\ C_{oss} \\ \end{array}$ $\begin{array}{c} C_{rss} \\ \\ Switchi \\ t_{d(on)} \\ t_{r} \\ t_{d(off)} \\ t_{f} \\ Q_{g} \\ Q_{gs} \\ Q_{gd} \\ \\ \\ Drain-S \\ I_{S} \\ \end{array}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance Ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics ar Maximum Continuous Drain-Source Dio	$f = 1.0 \text{ MHz}$ $V_{DD} = -250 \text{ V, } I_{D} = -2.7 \text{ A,}$ $R_{G} = 25 \Omega$ (Note 4, 5) $V_{DS} = -400 \text{ V, } I_{D} = -2.7 \text{ A,}$ $V_{GS} = -10 \text{ V}$ (Note 4, 5) and Maximum Ratings $D_{DG} = -2.7 \text{ A}$ $V_{DS} = -2.7 \text{ A}$		70 9.5 12 56 35 45 18 3.6 9.2	90 12 35 120 80 100 23 	pF pF ns ns ns ns nC nC

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 102mH, I_{AS} = -2.1A, V_{DD} = -50V, R_G = 25 Ω , Starting T_J = 25°C 3. I_{SD} \leq -2.7A, dil/dt \leq 200A/μs, V_{DD} \leq BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300μs, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics






2.5 (Normalized) 1.5 (N

Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2009 Fairchild Semiconductor International Rev. A2, January 2009


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms






Body Diode Reverse Current



Mechanical Dimensions


TO-252 (DPAK) (FS PKG Code 36)







Scale 1:1 on letter size paper Dimensions shown below are in: millimeters


Part Weight per unit (gram): 0.33






LAND PATTERN RECOMMENDATION








- NOTES: UNLESS OTHERWISE SPECIFIED


 - UNLESS OTHERWISE SPECIFIED
 ALL DIMENSIONS ARE IN MILLIMETERS.
 THIS PACKAGE CONFORMS TO JEDEC, TO-252,
 ISSUE C, VARIATION AA & AB, DATED NOV. 1999.
 DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M-1994.
 HEAT SINK TOP EDGE COULD BE IN CHAMFERED
 CORNERS OR EDGE PROTRUSION.
 DIMENSIONS L3,D,E1&D1 TABLE:


	OPTION AA	OPTION AB
L3	0.89-1.27	1.52-2.03
D	5.97-6.22	5.33-5.59
E1	4.32 MIN	3.81 MIN
D1	5.21 MIN	4.57 MIN

Mechanical Dimensions

I - PAK







Dimensions in Millimeters





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ CorePOWER™ $CROSSVOLT^{\text{TM}}$ CTL™ Current Transfer Logic™

FcoSPARK® EfficentMax™ EZSWITCH™ *

airchild®

Fairchild Semiconductor® FACT Quiet Series™

FACT® $\mathsf{FAST}^{\circledR}$ FastvCore™ FlashWriter® * FPS™ F-PFS™

FRFET® Global Power ResourceSM Green FPS™ Green FPS™ e-Series™

IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™

GTO™

MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™ Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™ QFET QSTM

Quiet Series™ RapidConfigure[™]

Saving our world, 1mW /W /kW at a time™ SmartMax™ SMART START™ SPM® STEALTH™

SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™

SYSTEM ® GENERAL The Power Franchise® prewer TinyBoost™ TinyBuck™ TinyLogic[®] TIŃYOPTO™ TinyPower™ TinyPWM™ TinyWire™ μSerDes™

从 SerDes" UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ XS™

* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

EIPE SUPPORT FOLICE.

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Farichild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Farichild strongly encourages customers to purchase Farichild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Farichild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 137