

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



M16C/6N Group (M16C/6N5)

Renesas MCU

REJ03B0004-0240 Rev.2.40 Aug 25, 2006

1. Overview

The M16C/6N Group (M16C/6N5) of MCUs are built using the high-performance silicon gate CMOS process using the M16C/60 Series CPU core and are packaged in 100-pin plastic molded QFP and LQFP. These MCUs operate using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Being equipped with one CAN (Controller Area Network) module in the M16C/6N Group (M16C/6N5), the MCU is suited to drive automotive and industrial control systems. The CAN module complies with the 2.0B specification. In addition, this MCU contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

1.1 Applications

- Automotive, industrial control systems and other automobile, other (T/V-ver. product)
- Car audio and industrial control systems, other (Normal-ver. product)

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.



1.2 Performance Overview

M16C/6N Group (M16C/6N5)

Table 1.1 lists the Functions and Specifications for M16C/6N Group (M16C/6N5).

Table 1.1 Functions and Specifications for M16C/6N Group (M16C/6N5)

·		Specifi			
	Item		Normal-ver.	T/V-ver.	
CPU	Number of fu	ndamental	91 instructions		
	instructions				
	Minimum insti	ruction	41.7 ns (f(BCLK) = 24 MHz,	50.0 ns (f(BCLK) = 20 MHz,	
	execution time	е		1/1 prescaler, without software wait)	
	Operating mo			on, and microprocessor modes	
	Address space		1 Mbyte	, , , , , , , , , , , , , , , , , , , ,	
	Memory capa		Refer to Table 1.2 Product In	formation	
Peripheral	Ports		Input/Output: 87 pins, Input: 1		
Function	Multifunction	timers	Timer A: 16 bits X 5 channels		
			Timer B: 16 bits X 6 channels		
			Three-phase motor control cir		
	Serial interfa	ces	3 channels		
			Clock synchronous, UART,	I ² C-bus ⁽¹⁾ . IEBus ⁽²⁾	
			1 channel	,	
			Clock synchronous		
	A/D converte	r	10-bit A/D converter: 1 circuit,	26 channels	
	D/A converte		8 bits × 2 channels		
	DMAC		2 channels		
	CRC calculat	ion circuit	CRC-CCITT		
	CAN module		1 channel with 2.0B specification		
	Watchdog tin	ner	15 bits X 1 channel (with prescaler)		
	Interrupts		Internal: 29 sources, External: 9 sources		
	·		Software: 4 sources, Priority levels: 7 levels		
	Clock genera	tion circuits	4 circuits		
			Main clock oscillation circuit	(*)	
			 Sub clock oscillation circuit ((*)	
			On-chip oscillator		
			PLL frequency synthesizer		
			(*) Equipped with on-chip fe	eedback resistor	
	Oscillation-sto	pped detector			
Electrical	Supply voltag	ge	VCC = 3.0 to 5.5 V (f(BCLK) = 24 MHz,		
Characteristics			1/1 prescaler, without software wait)	1/1 prescaler, without software wait)	
	Consumption	Mask ROM	18 mA (f(BCLK) = 24 MHz,	16 mA (f(BCLK) = 20 MHz,	
	current		PLL operation, no division)	PLL operation, no division)	
		Flash memory	20 mA (f(BCLK) = 24 MHz,	18 mA (f(BCLK) = 20 MHz,	
			PLL operation, no division)	PLL operation, no division)	
		Mask ROM	3 μA (f(BCLK) = 32 kHz, Wait mo	ode, Oscillation capacity Low)	
		Flash memory	0.8 μA (Stop mode, Topr = 25	°C)	
Flash Memory		d erasure voltage	$3.0 \pm 0.3 \text{ V or } 5.0 \pm 0.5 \text{ V}$	5.0 ± 0.5 V	
Version		erasure endurance			
1/0	I/O withstand		5.0 V		
Characteristics	<u> </u>		5 mA		
Operating A	mbient Tempe	erature	-40 to 85°C	T version: -40 to 85°C	
				V version: -40 to 125°C (option)	
Device Configuration			CMOS high-performance silice	on gate	
Package			100-pin molded-plastic QFP, I	OED	

NOTES:

- 1. I²C-bus is a trademark of Koninklijke Philips Electronics N.V.
- 2. IEBus is a trademark of NEC Electronics Corporation.

option: All options are on request basis.



1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram

1.4 Product Information

Table 1.2 lists the Product Information and Figure 1.2 shows the Type Number, Memory Size, and Packages.

Table 1.2 Product Information

As of Aug. 2006

Type No.	ROM Capacity	RAM Capacity	Package Type (2)	Re	marks
M306N5FCFP	128 K + 4 Kbytes	5 Kbytes	PRQP0100JB-A	Flash	Normal-ver.
M306N5FCGP			PLQP0100KB-A	memory	
M306N5FCTFP			PRQP0100JB-A	version (1)	T-ver.
M306N5FCTGP			PLQP0100KB-A		
M306N5FCVFP			PRQP0100JB-A		V-ver.
M306N5FCVGP			PLQP0100KB-A		
M306N5MC-XXXGP	128 Kbytes	5 Kbytes	PLQP0100KB-A	Mask	Normal-ver.
M306N5MCT-XXXFP			PRQP0100JB-A	ROM	T-ver.
M306N5MCT-XXXGP			PLQP0100KB-A	version	
M306N5MCV-XXXFP			PRQP0100JB-A		V-ver.
M306N5MCV-XXXGP (D)			PLQP0100KB-A		

(D): Under development

NOTES:

- 1. Data flash memory provides an additional 4 Kbytes of ROM capacity (block A).
- 2. The correspondence between new and old package types is as follows.

PRQP0100JB-A: 100P6S-A PLQP0100KB-A: 100P6Q-A




Figure 1.2 Type Number, Memory Size, and Package

M16C/6N Group (M16C/6N5)

1.5 Pin Assignments

Figures 1.3 and 1.4 show the Pin Assignment (Top View). Tables 1.3 and 1.4 list the List of Pin Names.




Figure 1.3 Pin Assignments (Top View) (1)




Figure 1.4 Pin Assignments (Top View) (2)

Table 1.3 List of Pin Names (1)

,	No.	Control	Pin Nan	Interrupt			Analog	CAN Module	
FP	GP	Pin	Port	Pin	Timer Pin	UART Pin	Pin	Pin	Bus Control Pin
1	99		P9_6				ANEX1	CTX0	
2	100		P9_5				ANEX0	CRX0	
3	1		P9_4		TB4IN		DA1		
4	2		P9_3		TB3IN		DA0		
5	3		P9_2		TB2IN	SOUT3			
6	4		P9_1		TB1IN	SIN3			
7	5		P9_0		TB0IN	CLK3			
8	6	BYTE							
9	7	CNVSS							
10	8	XCIN	P8_7						
11	9	XCOUT	P8_6						
12	10	RESET							
13	11	XOUT							
14	12	VSS							
15	13	XIN							
16	14	VCC1							
17	15		P8_5	NMI					
18	16		P8_4	INT2	ZP				
19	17		P8_3	INT1					
20	18		P8_2	INT0					
21	19		P8_1		TA4IN/U				
22	20		P8_0		TA4OUT/U				
23	21		P7_7		TA3IN				
24	22		P7_6		TA3OUT				
25	23		P7_5		TA2IN/W				
26	24		P7_4		TA2OUT/W				
27	25		P7_3		TA1IN/V	CTS2/RTS2			
28	26		P7_2		TA1OUT/V	CLK2			
29	27		P7_1		TA0IN/TB5IN	RXD2/SCL2			
30	28		P7_0		TA0OUT	TXD2/SDA2			
31	29		P6_7			TXD1/SDA1			
32	30		P6_6			RXD1/SCL1			
33	31		P6_5			CLK1			
34	32		P6_4			CTS1/RTS1/CTS0/CLKS1			
35	33		P6_3			TXD0/SDA0			
36	34		P6_2			RXD0/SCL0			
37	35		P6_1			CLK0			
38	36		P6_0			CTS0/RTS0			
39	37		P5_7						RDY/CLKOUT
40	38		P5_6						ALE
41	39		P5_5						HOLD
42	40		P5_4						HLDA
43	41		P5_3						BCLK
44	42		P5_2						RD
45	_		P5_1						WRH/BHE
46	44		P5_0						WRL/WR
47	45		P4_7						CS3
48	46		P4_6						CS2
49	47		P4_5						CS1
50	48		P4 4						CS0
						l		1	1 0 0 0

FP: PRQP0100JB-A (100P6S-A), GP: PLQP0100KB-A (100P6Q-A)

Table 1.4 List of Pin Names (2)

Pin FP	No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	CAN Module Pin	Bus Control Pin
51	49		P4_3						A19
52	50		P4_2						A18
53	51		P4_1						A17
54	52		P4_0						A16
55	53		P3_7						A15
56	54		P3_6						A14
57	55		P3_5						A13
58	56		P3_4						A12
59	57		P3_3						A11
60	58		P3_2						A10
61	59		P3_1						A9
62	60	VCC2							
63	61		P3_0						A8(/-/D7)
64	62	VSS							
65	63		P2_7				AN2_7		A7(/D7/D6)
66	64		P2_6				AN2_6		A6(/D6/D5)
67	65		P2_5				AN2_5		A5(/D5/D4)
68	66		P2_4				AN2_4		A4(/D4/D3)
69	67		P2_3				AN2_3		A3(/D3/D2)
70	68		P2_2				AN2_2		A2(/D2/D1)
71	69		P2_1				AN2_1		A1(/D1/D0)
72	70		P2_0				AN2_0		A0(/D0/-)
73	71		P1_7	ĪNT5					D15
74	72		P1_6	ĪNT4					D14
75	73		P1_5	ĪNT3					D13
76	74		P1_4						D12
77	75		P1_3						D11
78	76		P1_2						D10
79	77		P1_1						D9
80	78		P1_0						D8
81	79		P0_7				AN0_7		D7
82	80		P0_6				AN0_6		D6
83	81		P0_5				AN0_5		D5
84	82		P0_4				AN0_4		D4
85	83		P0_3				AN0_3		D3
86	84		P0_2				AN0_2		D2
87	85		P0_1				AN0_1		D1
88	86		P0_0				AN0_0		D0
89	87		P10_7	KI3			AN7		
90	88		P10_6	KI2			AN6		
91	89		P10_5	KI1			AN5		
92	90		P10_4	KI0			AN4		
93	91		P10_3				AN3		
94	92		P10_2				AN2		
95	93		P10_1				AN1		
96	94	AVSS							
97	95		P10_0				AN0		
98		VREF							
99	97	AVCC							
100	98		P9_7				ADTRG		

FP: PRQP0100JB-A (100P6S-A), GP: PLQP0100KB-A (100P6Q-A)

1.6 Pin Functions

Tables 1.5 to 1.7 list the Pin Functions.

Table 1.5 Pin Functions (1)

Signal Name	Pin Name	I/O Type	Description	
Power supply	VCC1, VCC2,	I	Apply 4.2 to 5.5 V (T/V-ver.), 3.0 to 5.5 V (Normal-ver.) to the VCC1	
input	VSS		and VCC2 pins and 0 V to the VSS pin. The VCC apply condition is	
			that VCC2 = VCC1 (1).	
Analog power	AVCC, AVSS	I	Applies the power supply for the A/D converter. Connect the AVCC	
supply input			pin to VCC1. Connect the AVSS pin to VSS.	
Reset input	RESET	I	The MCU is in a reset state when applying "L" to the this pin.	
CNVSS	CNVSS	I	Switches processor mode. Connect this pin to VSS to when after	
			a reset to start up in single-chip mode. Connect this pin to VCC1	
			to start up in microprocessor mode.	
External data	BYTE	l	Switches the data bus in external memory space. The data bus	
bus width			is 16-bit long when the this pin is held "L" and 8-bit long wher	
select input			the this pin is held "H". Set it to either one. Connect this pin to	
			VSS when single-chip mode.	
Bus control	D0 to D7	I/O	Inputs and outputs data (D0 to D7) when these pins are set as	
pins			the separate bus.	
	D8 to D15	I/O	Inputs and outputs data (D8 to D15) when external 16-bit data	
			bus is set as the separate bus.	
	A0 to A19	0	Output address bits (A0 to A19).	
	A0/D0 to A7/D7	I/O	Input and output data (D0 to D7) and output address bits (A0 to	
			A7) by time-sharing when external 8-bit data bus are set as the	
· ·		multiplexed bus.		
	A1/D0 to A8/D7			
			A8) by time-sharing when external 16-bit data bus are set as the	
			multiplexed bus.	
	CS0 to CS3	0	Output CSO to CS3 signals. CSO to CS3 are chip-select signals	
			to specify an external space.	
	WRL/WR	0	Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or	
	WRH/BHE		BHE, and WR can be switched by program.	
	RD		• WRL, WRH, and RD are selected	
			The WRL signal becomes "L" by writing data to an even address	
			in an external memory space.	
			The WRH signal becomes "L" by writing data to an odd address	
			in an external memory space.	
			The RD pin signal becomes "L" by reading data in an externa	
			memory space.	
			• WR, BHE, and RD are selected	
			The WR signal becomes "L" by writing data in an externa	
			memory space.	
			The RD signal becomes "L" by reading data in an externa	
			memory space.	
			The BHE signal becomes "L" by accessing an odd address.	
			Select WR, BHE, and RD for an external 8-bit data bus.	
	ALE	0	ALE is a signal to latch the address.	
	HOLD	I	While the HOLD pin is held "L", the MCU is placed in a hold state.	
	HLDA	0	In a hold state, HLDA outputs a "L" signal.	
	RDY	I	While applying a "L" signal to the RDY pin, the MCU is placed in	
			a wait state.	

I: Input

O: Output

I/O: Input/Output

NOTE:

1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.



Table 1.6 Pin Functions (2)

Signal Name	Pin Name	I/O Type	·
Main clock	XIN	I	I/O pins for the main clock oscillation circuit. Connect a ceramic
input			resonator or crystal oscillator between XIN and XOUT (1).
Main clock	XOUT	0	To use the external clock, input the clock from XIN and leave
output			XOUT open.
Sub clock	XCIN	I	I/O pins for a sub clock oscillation circuit. Connect a crystal
input			oscillator between XCIN and XCOUT (1).
Sub clock	XCOUT	0	To use the external clock, input the clock from XCIN and leave
output			XCOUT open.
BCLK output	BCLK	0	Outputs the BCLK signal.
Clock output	CLKOUT	0	The clock of the same cycle as fC, f8, or f32 is output.
INT interrupt input		I	Input pins for the INT interrupt.
NMI interrupt input	NMI	I	Input pin for the NMI interrupt.
Key input	KI0 to KI3	I	Input pins for the key input interrupt.
interrupt input			
Timer A	TA0OUT to TA4OUT	I/O	These are timer A0 to timer A4 I/O pins.
	TA0IN to TA4IN	I	These are timer A0 to timer A4 input pins.
	ZP	I	Input pin for the Z-phase.
Timer B	TB0IN to TB5IN	I	These are timer B0 to timer B5 input pins.
Three-phase motor control output	U, U, V, V, W, W	0	These are Three-phase motor control output pins.
Serial interface	CTS0 to CTS2	I	These are transmit control input pins.
	RTS0 to RTS2	0	These are receive control output pins.
	CLK0 to CLK3	I/O	These are transfer clock I/O pins.
	RXD0 to RXD2	I	These are serial data input pins.
	SIN3	I	These are serial data input pins.
	TXD0 to TXD2	0	These are serial data output pins.
	SOUT3	0	These are serial data output pins.
	CLKS1	0	This is output pin for transfer clock output from multiple pins
			function.
I ² C mode	SDA0 to SDA2	I/O	These are serial data I/O pins.
	SCL0 to SCL2	I/O	These are transfer clock I/O pins. (however, SCL2 for the N-channel open drain output.)
Reference	VREF	I	Applies the reference voltage for the A/D converter and D/A
voltage input			converter.
A/D converter	AN0 to AN7	I	Analog input pins for the A/D converter.
	AN0_0 to AN0_7		
	AN2_0 to AN2_7		
	ADTRG	l	This is an A/D trigger input pin.
	ANEX0	I/O	This is the extended analog input pin for the A/D converter,
		" -	and is the output in external op-amp connection mode.
	ANEX1	ı	This is the extended analog input pin for the A/D converter.
D/A converter	DA0, DA1	0	These are the output pins for the D/A converter.
CAN module	CRX0	ı	This is the input pin for the CAN module.
O/AIN IIIOGGIE	CTX0	0	This is the output pin for the CAN module.
	0170	0	This is the output pill for the OAN module.

I: Input O: Output

I/O: Input/Output

NOTE:

1. Ask the oscillator maker the oscillation characteristic.



Table 1.7 Pin Functions (3)

Signal Name	Pin Name	I/O Type	Description
I/O port	P0_0 to P0_7	I/O	8-bit I/O ports in CMOS, having a direction register to select
	P1_0 to P1_7		an input or output.
	P2_0 to P2_7		Each pin is set as an input port or output port. An input port
	P3_0 to P3_7		can be set for a pull-up or for no pull-up in 4-bit unit by
	P4_0 to P4_7		program.
	P5_0 to P5_7		(however, P7_1 and P9_1 for the N-channel open drain
	P6_0 to P6_7		output.)
	P7_0 to P7_7		
	P8_0 to P8_4		
	P8_6, P8_7		
	P9_0 to P9_7		
	P10_0 to P10_7		
Input port	P8_5	I	Input pin for the NMI interrupt.
			Pin states can be read by the P8_5 bit in the P8 register.

I/O: Input/Output

I: Input O: Output



M16C/6N Group (M16C/6N5)

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two register banks.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

The A0 register consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, A1 and A0 can be combined for use as a 32-bit address register (A1A0).



2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

This flag is used exclusively for debugging purpose. During normal use, set to 0.

2.8.3 Zero Flag (Z Flag)

This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.

2.8.4 Sign Flag (S Flag)

This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is 0; register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O Flag)

This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is set to 0 when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0; USP is selected when the U flag is 1.

The U flag is set to 0 when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt request is enabled.

2.8.10 Reserved Area

When white to this bit, write 0. When read, its content is undefined.



M16C/6N Group (M16C/6N5)

3. Memory

Figure 3.1 shows a Memory Map. The address space extends the 1 Mbyte from address 00000h to FFFFFh. The internal ROM is allocated in a lower address direction beginning with address FFFFFh. For example, a 128-Kbyte internal ROM is allocated to the addresses from E0000h to FFFFFh.


As for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for storing data. In addition to storing data, 4-Kbyte space also can store programs.

The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 5-Kbyte internal RAM is allocated to the addresses from 00400h to 017FFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The Special Function Registers (SFRs) are allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be accessed by user.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to M16C/60, M16C/20, M16C/Tiny Series Software Manual. In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.



NOTES:

- 1. During memory expansion mode or microprocessor mode, cannot be used.
- In memory expansion mode, cannot be used.
- 3. As for the flash memory version, 4-Kbyte space (block A) exists.
- 4. When using the masked ROM version, write nothing to internal ROM area.
- 5. Shown here is a memory map for the case where the PM10 bit in the PM1 register is 1 (block A enabled, addresses 10000h to 26FFFh for CS2 area).

M16C/6N Group (M16C/6N5) has no device model expanded over 192 Kbytes of the internal ROM. Accordingly, set the PM13 bit to 0.

Figure 3.1 Memory Map

4. Special Function Registers (SFRs)

An SFR (Special Function Register) is a control register for a peripheral function.

Tables 4.1 to 4.12 list the SFR Information.

Table 4.1 SFR Information (1) (3)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 (1)	PM0	00000000b (CNVSS pin is "L") 00000011b (CNVSS pin is "H")
0005h	Processor Mode Register 1	PM1	00001000b
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Chip Select Control Register	CSR	0000001b
0009h	Address Match Interrupt Enable Register	AIER	XXXXXX00b
000Ah	Protect Register	PRCR	XX000000b
000Rh	1 Totoot Trogister	THOR	701000000
000Ch	Oscillation Stop Detection Register (2)	CM2	0X00000b
000Ch	Oscillation Stop Detection Register (=)	OIVIZ	00000000
000Eh	Watahdaa Timar Ctart Dagistar	WDTS	VVh
	Watchdog Timer Start Register	WDIS	XXh
000Fh	Watchdog Timer Control Register	WDC	00XXXXXb
0010h			00h
0011h	Address Match Interrupt Register 0	RMAD0	00h
0012h			X0h
0013h			
0014h			00h
0015h	Address Match Interrupt Register 1	RMAD1	00h
0016h	1	1	X0h
0017h			
0018h			
0019h			
001Ah			
001An	Chip Select Expansion Control Register	CSE	00h
001Ch	PLL Control Register 0	PLC0	0001X010b
	PLL Control Register 0	PLGU	0001X0100
001Dh	Burney Made Burlaton	DMO	VVVVaaaaal
001Eh	Processor Mode Register 2	PM2	XXX00000b
001Fh			
0020h			XXh
0021h	DMA0 Source Pointer	SAR0	XXh
0022h			XXh
0023h			
0024h			XXh
0025h	DMA0 Destination Pointer	DAR0	XXh
0026h			XXh
0027h			
0028h		_	XXh
0029h	DMA0 Transfer Counter	TCR0	XXh
0023H			AAII
002Bh	DMAG Control Denister	D1400011	000007001
002Ch	DMA0 Control Register	DM0CON	00000X00b
002Dh			
002Eh			
002Fh			
0030h			XXh
	L DMAAA O Delete	SAR1	XXh
0031h	DMA1 Source Pointer	0,	
0031h 0032h	DMA1 Source Pointer		XXh
	DMA1 Source Pointer		XXh
0032h 0033h	DMA1 Source Pointer		XXh XXh
0032h 0033h 0034h			XXh
0032h 0033h 0034h 0035h	DMA1 Source Pointer DMA1 Destination Pointer	DAR1	XXh XXh
0032h 0033h 0034h 0035h 0036h			XXh
0032h 0033h 0034h 0035h 0036h 0037h	DMA1 Destination Pointer	DAR1	XXh XXh XXh
0032h 0033h 0034h 0035h 0036h 0037h 0038h			XXh XXh XXh XXh
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h	DMA1 Destination Pointer	DAR1	XXh XXh XXh
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h	DMA1 Destination Pointer	DAR1	XXh XXh XXh XXh
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh	DMA1 Destination Pointer DMA1 Transfer Counter	DAR1 TCR1	XXh XXh XXh XXh
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh	DMA1 Destination Pointer	DAR1	XXh XXh XXh XXh
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh 003Ch 003Dh	DMA1 Destination Pointer DMA1 Transfer Counter	DAR1 TCR1	XXh XXh XXh XXh
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh	DMA1 Destination Pointer DMA1 Transfer Counter	DAR1 TCR1	XXh XXh XXh XXh

X: Undefined

NOTES:

- Bits PM00 and PM01 in the PM0 register do not change at software reset, watchdog timer reset and oscillation stop detection reset.
 Bits CM20, CM21, and CM27 in the CM2 register do not change at oscillation stop detection reset.
- 3. Blank spaces are reserved. No access is allowed.



Table 4.2 SFR Information (2) (1)

Address	Register	Symbol	After Reset
0040h	CANO Wales are Intermed Control Decistor	004/M/(40	VVVVVV000I
0041h 0042h	CAN0 Wake-up Interrupt Control Register CAN0 Successful Reception Interrupt Control Register	C01WKIC C0RECIC	XXXXX000b XXXXX000b
0042H	CANO Successful Transmission Interrupt Control Register CANO Successful Transmission Interrupt Control Register	COTRMIC	XXXXX000b XXXXXX000b
0043h	INT3 Interrupt Control Register	INT3IC	XX00X000b
0044H	Timer B5 Interrupt Control Register	TB5IC	XXXXX000b
	Timer B4 Interrupt Control Register	TB4IC	
0046h	UART1 Bus Collision Detection Interrupt Control Register	U1BCNIC	XXXXX000b
	Timer B3 Interrupt Control Register	TB3IC	
0047h	UARTO Bus Collision Detection Interrupt Control Register	U0BCNIC	XXXXX000b
0048h	INT5 Interrupt Control Register	INT5IC	XX00X000b
0049h	SI/O3 Interrupt Control Register	S3IC	XX00X000b
004911	INT4 Interrupt Control Register	INT4IC	XX00X000D
004Ah	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXXX000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXXX000b
004Dh	CAN0 Error Interrupt Control Register	C01ERRIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
	Key Input Interrupt Control Register	KUPIC	
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
0051h 0052h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h 0054h	UART1 Transmit Interrupt Control Register	S1TIC S1DIC	XXXXX000b
0054h 0055h	UART1 Receive Interrupt Control Register Timer A0 Interrupt Control Register	S1RIC TA0IC	XXXXX000b XXXXX000b
0055h	Timer At Interrupt Control Register Timer A1 Interrupt Control Register	TATIC	XXXXX000b XXXXXX000b
0056H	Timer A1 Interrupt Control Register Timer A2 Interrupt Control Register	TATIC	XXXXX000b XXXXXX000b
0057H	Timer A2 Interrupt Control Register Timer A3 Interrupt Control Register	TASIC	XXXXX000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXXX000b XXXXXX000b
005Ah	Timer B0 Interrupt Control Register	TBOIC	XXXXXX000b XXXXXX000b
005Bh	Timer B1 Interrupt Control Register	TB1IC	XXXXX000b
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXXX000b
005Dh	INTO Interrupt Control Register	INTOIC	XX00X000b
005Eh	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Fh	INT2 Interrupt Control Register	INT2IC	XX00X000b
0060h			XXh
0061h			XXh
0062h	CANO Massaca Bass Os Islandificas / DI C		XXh
0063h	CAN0 Message Box 0: Identifier / DLC		XXh
0064h			XXh
0065h			XXh
0066h			XXh
0067h			XXh
0068h			XXh
0069h	CAN0 Message Box 0: Data Field		XXh
006Ah		<u> </u>	XXh
006Bh		<u> </u>	XXh
006Ch		<u> </u>	XXh
006Dh 006Eh			XXh
006En	CAN0 Message Box 0: Time Stamp		XXh XXh
006Fn 0070h		+ +	XXh
0070fi 0071h		 	XXh
007111 0072h		 	XXh
0072h	CAN0 Message Box 1: Identifier / DLC	 	XXh
0073h		 	XXh
0075h		 	XXh
0076h			XXh
0077h			XXh
0078h			XXh
0079h			XXh
007Ah	CAN0 Message Box 1: Data Field		XXh
007Bh			XXh
007Ch			XXh
007Dh			XXh
007Eh	CANO Massaga Pay 1, Time Stam-		XXh
007Fh	CAN0 Message Box 1: Time Stamp		XXh

NOTE:

1. Blank space is reserved. No access is allowed.



Table 4.3 SFR Information (3)

Address	Register	Symbol	After Reset
0080h	· rogistor	5,20.	XXh
0081h			XXh
0000h	CANO Massacra Day Or Islandiffor / DLO		XXh
0083h	CAN0 Message Box 2: Identifier / DLC		XXh
0084h			XXh
0085h			XXh
0086h			XXh
0087h			XXh
0088h			XXh
0089h	CANO Message Box 2: Data Field		XXh
008Ah	57.1140 Micobage Box 2. Bala Flora		XXh
008Bh			XXh
008Ch			XXh
008Dh			XXh
008Eh	CAN0 Message Box 2: Time Stamp		XXh
008Fh	57410 Moddago Box E. Timo diamp		XXh
0090h			XXh
0091h			XXh
0092h	CANO Message Box 3: Identifier / DLC		XXh
0093h			XXh
0094h			XXh
0095h			XXh
0096h			XXh
0097h			XXh
0098h			XXh
0099h	CANO Message Box 3: Data Field		XXh
009Ah			XXh
009Bh		<u> </u>	XXh
009Ch		<u> </u>	XXh
009Dh			XXh
009Eh	CANO Message Box 3: Time Stamp		XXh
009Fh	<u> </u>		XXh XXh
00A0h			XXn
00A1h 00A2h			XXh
00A2H	CAN0 Message Box 4: Identifier / DLC	 	XXh
00A3H			XXh
00A4II			XXh
00A5h			XXh
00A011			XXh
00A711			XXh
OO A Oh			XXh
00A9H	CAN0 Message Box 4: Data Field		XXh
00AAn			XXh
00ADh			XXh
00ADh			XXh
00 A Eh	24 May 12 12 12 12 12 12 12 12 12 12 12 12 12	 	XXh
00AFh	CAN0 Message Box 4: Time Stamp		XXh
00B0h		1	XXh
00B1h			XXh
00D0h	CANO Massage Pay 5: Identifier / DLC		XXh
00B3h	CAN0 Message Box 5: Identifier / DLC		XXh
00B4h			XXh
00B5h			XXh
00B6h			XXh
00B7h			XXh
00B8h			XXh
00B9h	CAN0 Message Box 5: Data Field		XXh
00BAh	DAINU MESSAYE DUX 3. DAIA FIEM		XXh
00BBh			XXh
00BCh			XXh
00BDh			XXh
00BEh	CANO Message Box 5: Time Stamp		XXh
00BFh	onino inicocage box o. Tillie olallip		XXh

Table 4.4 SFR Information (4)

Address	Register	Symbol	After Reset
00C0h	-		XXh
00C1h		<u> </u>	XXh
00C2h	CAN0 Message Box 6: Identifier / DLC		XXh
00C3h			XXh XXh
00C4h 00C5h		 	XXh
00C5h			XXh
00C7h			XXh
00C8h			XXh
00C9h	CAN0 Message Box 6: Data Field		XXh
00CAh	OANO Message Box 0. Data Field		XXh
00CBh			XXh
00CCh		<u> </u>	XXh
00CDh			XXh
00CEh	CAN0 Message Box 6: Time Stamp		XXh XXh
00CFh 00D0h		- -	XXh
00D0n		 	XXh
00D1h			XXh
00D2H	CAN0 Message Box 7: Identifier / DLC		XXh
00D0h			XXh
00D5h			XXh
00D6h			XXh
00D7h			XXh
00D8h			XXh
00D9h	CAN0 Message Box 7: Data Field	<u> </u>	XXh
00DAh			XXh
00DBh			XXh XXh
00DCh 00DDh		 	XXh
00DEh		- 	XXh
00DEh	CAN0 Message Box 7: Time Stamp		XXh
00E0h			XXh
00E1h			XXh
00E2h	CAN0 Message Box 8: Identifier / DLC		XXh
00E3h	OANO Message Box 6. Identifier / DEG		XXh
00E4h		<u> </u>	XXh
00E5h			XXh
00E6h		- ⊢	XXh XXh
00E7h 00E8h		 	XXh
00E9h			XXh
00EAh	CAN0 Message Box 8: Data Field		XXh
00EBh			XXh
00ECh			XXh
00EDh			XXh
00EEh	CAN0 Message Box 8: Time Stamp		XXh
00EFh			XXh
00F0h			XXh
00F1h			XXh XXh
00F2h 00F3h	CAN0 Message Box 9: Identifier / DLC		XXn XXh
00F3f1			XXh
00F5h			XXh
00F6h			XXh
00F7h			XXh
00F8h			XXh
00F9h	CAN0 Message Box 9: Data Field		XXh
00FAh	Onto moodage box of bata Hola		XXh
00FBh			XXh
00FCh			XXh
00FDh			XXh
00FEh	CAN0 Message Box 9: Time Stamp		XXh XXh
00FFh			AAII

Table 4.5 SFR Information (5)

Address	Register	Symbol	After Reset
0100h	<u> </u>		XXh
0101h			XXh
0102h	CAN0 Message Box 10: Identifier / DLC		XXh
0103h	57.116 Mossage 20% 161 National / 226		XXh
0104h		⊢	XXh
0105h			XXh XXh
0106h 0107h		⊢	XXh
0107H		 	XXh
0109h			XXh
010Ah	CAN0 Message Box 10: Data Field		XXh
010Bh			XXh
010Ch			XXh
010Dh			XXh
010Eh	CAN0 Message Box 10: Time Stamp		XXh
010Fh			XXh
0110h			XXh XXh
0111h 0112h		 	XXh
0112II	CAN0 Message Box 11: Identifier / DLC		XXh
0114h			XXh
0115h			XXh
0116h			XXh
0117h			XXh
0118h			XXh
0119h	CAN0 Message Box 11: Data Field	l ⊢	XXh
011Ah 011Bh	· ·	<u> </u>	XXh XXh
011Bh			XXh
011Dh			XXh
011Eh	OANIO II D. 44 Ti. O.		XXh
011Fh	CAN0 Message Box 11: Time Stamp		XXh
0120h			XXh
0121h		<u> </u>	XXh
0122h	CAN0 Message Box 12: Identifier / DLC		XXh
0123h	v		XXh XXh
0124h		⊢	XXn
0125h 0126h			XXh
0127h			XXh
0128h			XXh
0129h	CAN0 Message Box 12: Data Field		XXh
012Ah	CANO Message Box 12. Data Field		XXh
012Bh		<u> </u>	XXh
012Ch			XXh
012Dh		+	XXh
012Eh 012Fh	CAN0 Message Box 12: Time Stamp		XXh XXh
012FII		+ +	XXh
0131h			XXh
0132h	CANO Macaga Pay 10: Idantifica / DLO		XXh
0133h	CAN0 Message Box 13: Identifier / DLC		XXh
0134h			XXh
0135h			XXh
0136h			XXh
0137h			XXh
0138h		⊢	XXh XXh
0139h 013Ah	CAN0 Message Box 13: Data Field	 	XXn XXh
013Bh			XXh
013Ch			XXh
013Dh			XXh
013Eh	CAN0 Message Box 13: Time Stamp		XXh
013Fh	OTHER MICESSAGE DON TO. TIME STAINIP		XXh
X: Undefine	4		

Table 4.6 SFR Information (6) (1)

Address	Register	Symbol	After Reset
0140h			XXh
0141h			XXh
0142h	CAN0 Message Box 14: Identifier /DLC		XXh
0143h		-	XXh
0144h			XXh XXh
0145h 0146h		+	XXh
0146H			XXh
0148h			XXh
0149h	CANO Magaza Pay 14: Pata Field		XXh
014Ah	CAN0 Message Box 14: Data Field		XXh
014Bh			XXh
014Ch			XXh
014Dh			XXh
014Eh	CAN0 Message Box 14: Time Stamp		XXh XXh
014Fh 0150h			XXh
0150h			XXh
0151h			XXh
0153h	CAN0 Message Box 15: Identifier /DLC		XXh
0154h			XXh
0155h			XXh
0156h		- - -	XXh
0157h		- -	XXh
0158h			XXh XXh
0159h 015Ah	CAN0 Message Box 15: Data Field		XXn XXh
015An 015Bh			XXh
015Ch			XXh
015Dh			XXh
015Eh	CAN0 Message Box 15: Time Stamp		XXh
015Fh	OANO MESSAGE DOX 13. TIME Staffly		XXh
0160h			XXh
0161h		-	XXh
0162h	CAN0 Global Mask Register	C0GMR —	XXh XXh
0163h 0164h			XXh
0165h			XXh
0166h			XXh
0167h			XXh
0168h	CAN0 Local Mask A Register	COLMAR	XXh
0169h	On the Legal Madrit / Hogiston	L	XXh
016Ah			XXh
016Bh		+	XXh
016Ch		-	XXh XXh
016Dh 016Eh		 	XXh
016Fh	CAN0 Local Mask B Register	C0LMBR -	XXh
0170h			XXh
0171h			XXh
0172h			
0173h			
0174h			
0175h			
0176h		+	
0177h 0178h		+	
0178h		+	
0173h		+	
017Rh			
017Ch			
017Dh			
017Eh			
017Fh			
V: Undofin			

NOTE:

Blank spaces are reserved. No access is allowed.

Table 4.7 SFR Information (7) (2)

Address	Register	Symbol	After Reset
0180h	i iogiotoi	Cynnon	7 1101 7 10001
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch 019Dh			
019Dh			
019En			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h			
01B4h	Flook Morrows Control Decistor 4 (1)	EMD4	0.000,000,000
01B5h	Flash Memory Control Register 1 (1)	FMR1	0X00XX0Xb
01B6h	Flash Memory Control Register 0 (1)	EMDO	00000015
01B7h	Fiash inemory Control negister 0 (1)	FMR0	0000001b 00h
01B8h	Address Match Interrupt Pogister 2	RMAD2	00h
01B9h 01BAh	Address Match Interrupt Register 2	INIVIAU2	X0h
01BAh	Address Match Interrupt Enable Register 2	AIER2	XXXXXXX00b
01BBh 01BCh	Audiess Materialician Eliane Degistel 2	AILIY	00h
01BCh 01BDh	Address Match Interrupt Register 3	RMAD3	00h
01BEh	Addition materiality inegister o		X0h
01BFh			7011
V: Undofine			

- NOTES:

 1. These registers are included in the flash memory version. Cannot be accessed by users in the mask ROM version.

 2. Blank spaces are reserved. No access is allowed.



Table 4.8 SFR Information (8) (1)

Address	Register	Symbol	After Reset
01C0h	Timer B3, B4, B5 Count Start Flag	TBSR	000XXXXXb
01C1h		1 - 3 - 1	
01C2h			XXh
01C3h	Timer A1-1 Register	TA11	XXh
01C4h			XXh
01C5h	Timer A2-1 Register	TA21	XXh
01C6h			XXh
01C7h	Timer A4-1 Register	TA41	XXh
01C8h	Three-Phase PWM Control Register 0	INVC0	00h
01C9h	Three-Phase PWM Control Register 1	INVC1	00h
01CAh	Three-Phase Output Buffer Register 0	IDB0	00111111b
01CBh	Three-Phase Output Buffer Register 1	IDB1	00111111b
01CCh	Dead Time Timer	DTT	XXh
01CDh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XXh
01CEh		1332	
01CFh			
01D0h			XXh
01D0h	Timer B3 Register	TB3	XXh
01D111			XXh
01D2fi	Timer B4 Register	TB4	XXh
01D3H			XXh
01D4H	Timer B5 Register	TB5	XXh
01D3H			7011
01D6H			
01D711			
01D0H			
01D3H			
01DAn	Timer B3 Mode Register	TB3MR	00XX0000b
01DCh	Timer B4 Mode Register	TB4MR	00XX0000b
01DDh	Timer B5 Mode Register	TB5MR	00XX0000b
01DEh	Interrupt Source Select Register 0	IFSR0	00XXX000b
01DEh	Interrupt Source Select Register 1	IFSR1	00h
01E0h	SI/O3 Transmit/Receive Register	S3TRR	XXh
01E1h	Oli Oo Transmit/Tiecerve Flegister	331111	XXII
01E1II	SI/O3 Control Register	S3C	01000000b
01E3h	SI/O3 Bit Rate Register	S3BRG	XXh
01E4h	Oli Oli Hate Hegister	JODI IG	XXII
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01E9II			
01EAn			
01ECh	UART0 Special Mode Register 4	U0SMR4	00h
01ECh	UARTO Special Mode Register 3	U0SMR3	000X0X0Xb
01EBh	UARTO Special Mode Register 2	U0SMR2	X0000000b
01EFh	UARTO Special Mode Register	U0SMR	X0000000b
	UART1 Special Mode Register 4	U1SMR4	00h
01F0h 01F1h	UART1 Special Mode Register 3	U1SMR3	000X0X0Xb
01F1h	UART1 Special Mode Register 2	U1SMR2	X0000000b
01F2h	UART1 Special Mode Register	U1SMR	X0000000b
		U2SMR4	
01F4h	UART2 Special Mode Register 4 UART2 Special Mode Register 3		00h 000X0X0Xb
01F5h		U2SMR3 U2SMR2	X000000b
01F6h	UART2 Special Mode Register 2	U2SMR2 U2SMR	X0000000b
01F7h	UART2 Special Mode Register		
01F8h	UART2 Transmit/Receive Mode Register	U2MR	00h
01F9h	UART2 Bit Rate Register	U2BRG	XXh
01FAh	UART2 Transmit Buffer Register	U2TB	XXh
01FBh	, and the second		XXh
01FCh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
01FDh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
01FEh	UART2 Receive Buffer Register	U2RB —	XXh
01FFh		-22	XXh

NOTE:

Blank spaces are reserved. No access is allowed.

Table 4.9 SFR Information (9) (1)

Address	Pogiator	Symbol	After Reset
	Register	_	00h
0200h	CAN0 Message Control Register 0 CAN0 Message Control Register 1	C0MCTL0 C0MCTL1	00h
0201h	CANO Message Control Register 1 CANO Message Control Register 2	COMCTL1	00h
0202h	CANO Message Control Register 3	COMCTL2	00h
0203h	CANO Message Control Register 3 CANO Message Control Register 4	COMCTL4	00h
0204h			
0205h	CANO Message Control Register 5	C0MCTL5	00h
0206h	CANO Message Control Register 6	COMCTL6	00h
0207h	CANO Message Control Register 7	C0MCTL7	00h
0208h	CANO Message Control Register 8	C0MCTL8	00h
0209h	CANO Message Control Register 9	C0MCTL9	00h
020Ah	CANO Message Control Register 10	C0MCTL10	00h
020Bh	CANO Message Control Register 11	C0MCTL11	00h
020Ch	CANO Message Control Register 12	C0MCTL12	00h
020Dh	CANO Message Control Register 13	C0MCTL13	00h
020Eh	CAN0 Message Control Register 14	C0MCTL14	00h
020Fh	CANO Message Control Register 15	C0MCTL15	00h
0210h	CAN0 Control Register	C0CTLR	X000001b
0211h	OANO CONTION Neglater	OOOTEN	XX0X0000b
0212h	CANO Status Register	C0STR	00h
0213h	OANO Sialus Register	CUSIN	X000001b
0214h	CANO Slot Status Pogistor	COSSTR	00h
0215h	CAN0 Slot Status Register	CUSSIR	00h
0216h	OANO late word Oasterl Basi's to	OOLOD	00h
0217h	CAN0 Interrupt Control Register	COICR	00h
0218h	OMOE : LUBB ::	COURD	00h
0219h	CAN0 Extended ID Register	C0IDR	00h
021Ah			XXh
021Bh	CAN0 Configuration Register	C0CONR	XXh
021Ch	CAN0 Receive Error Count Register	C0RECR	00h
021Dh	CAN0 Transmit Error Count Register	C0TECR	00h
021Eh	-		00h
021Fh	CAN0 Time Stamp Register	C0TSR	00h
0220h			0011
0221h			
0222h			
0223h			
0223h			
0225h			
0225f1 0226h			
0227h			
0228h			
0229h			
022Ah		-	
022Bh		-	
022Ch		-	
022Dh			
022Eh			
022Fh			
0230h	CAN1 Control Register	C1CTLR	X000001b
0231h	Office Control Flogistes	3131211	XX0X0000b
0232h			
0233h			
0234h			
0235h			
0236h			
0237h			
0238h			
0239h			
023Ah			
023Bh			
023Ch			
023Dh			
023Eh		1	
023En			

NOTE:

Blank spaces are reserved. No access is allowed.