# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**Freescale Semiconductor** 

Data Sheet: Technical Data

MCF5208EC Rev. 3, 9/2009

# MCF5208 ColdFire<sup>®</sup> Microprocessor Data Sheet

### Supports MCF5207 & MCF5208

by: Microcontroller Solutions Group

The MCF5207 and MCF5208 devices are highly-integrated, 32-bit microprocessors based on the version 2 ColdFire microarchitecture. Both devices contain a 16-Kbyte internal SRAM, an 8-Kbyte configurable cache, a 2-bank SDR/DDR SDRAM controller, a 16-channel DMA controller, up to three UARTs, a queued SPI, a low-power management modeule, and other peripherals that enable the MCF5207 and MCF5208 for use in industrial control and connectivity applications. The MCF5208 device also features a 10/100 Mbps fast ethernet controller.

This document provides detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications of the MCF5207 and MCF5208 microprocessors. It was written from the perspective of the MCF5208 device. See the following section for a summary of differences between the two devices.

#### **Table of Contents**

1	MCF5207/8 Device Configurations	2
2		
3	Signal Descriptions	3
4		
5	Electrical Characteristics	17
6	Revision History	43

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products. © Freescale Semiconductor, Inc., 2009. All rights reserved.





MCF5207/8 Device Configurations

# **1 MCF5207/8 Device Configurations**

The following table compares the two devices described in this document:

#### Table 1. MCF5207 & MCF5208 Configurations

Module	MCF5207	MCF5208
Version 2 ColdFire Core with EMAC (Enhanced Multiply-Accumulate Unit)	•	•
Core (System) Clock	up to 166	6.67 MHz
Peripheral and External Bus Clock (Core clock ÷ 2)	up to 83	.33 MHz
Performance (Dhrystone/2.1 MIPS)	up to	o 159
Instruction/Data Cache	8 Kb	oytes
Static RAM (SRAM)	16 K	bytes
SDR/DDR SDRAM Controller	•	•
Fast Ethernet Controller (FEC)	—	•
Low-Power Management Module	•	•
UARTs	3	3
I <sup>2</sup> C	•	•
QSPI	•	•
32-bit DMA Timers	4	4
Watchdog Timer (WDT)	•	•
Periodic Interrupt Timers (PIT)	4	4
Edge Port Module (EPORT)	•	•
Interrupt Controllers (INTC)	1	1
16-channel Direct Memory Access (DMA)	•	•
FlexBus External Interface	•	•
General Purpose I/O Module (GPIO)	•	•
JTAG - IEEE <sup>®</sup> 1149.1 Test Access Port	•	•
Package	144 LQFP 144 MAPBGA	160 QFP 196 MAPBGA

# 2 Ordering Information

#### **Table 2. Orderable Part Numbers**

Freescale Part Number	Description	Speed	Temperature
MCF5207CAG166	MCF5207 RISC Microprocessor, 144 LQFP	166.67 MHz	$-40^{\circ}$ to $+85^{\circ}$ C
MCF5207CVM166	MCF5207 RISC Microprocessor, 144 MAPBGA	166.67 MHz	$-40^{\circ}$ to $+85^{\circ}$ C
MCF5208CAB166	MCF5208 RISC Microprocessor, 160 QFP	166.67 MHz	$-40^{\circ}$ to $+85^{\circ}$ C
MCF5208CVM166	MCF5208 RISC Microprocessor, 196 MAPBGA	166.67 MHz	$-40^{\circ}$ to $+85^{\circ}$ C



## 3 Signal Descriptions

The following table lists all the MCF5208 pins grouped by function. The Dir column is the direction for the primary function of the pin only. Refer to Section 4, "Mechanicals and Pinouts" for package diagrams. For a more detailed discussion of the MCF5208 signals, consult the *MCF5208 Reference Manual* (MCF5208RM).

#### NOTE

In this table and throughout this document, a single signal within a group is designated without square brackets (i.e., A23), while designations for multiple signals within a group use brackets (i.e., A[23:21]) and is meant to include all signals within the two bracketed numbers when these numbers are separated by a colon.

#### NOTE

The primary functionality of a pin is not necessarily its default functionality. Pins that are muxed with GPIO default to their GPIO functionality.

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. <sup>1</sup>	Voltage Domain	MCF5207 144 LQFP	MCF5207 144 MAPBGA	MCF5208 160 QFP	MCF5208 196 MAPBGA				
Reset													
RESET <sup>2</sup>	_	—	—	Ι	EVDD	82	J10	90	J14				
RSTOUT	_	—	—	0	EVDD	74	M12	82	N14				
Clock													
EXTAL	—	—	—	Ι	EVDD	78	K12	86	L14				
XTAL		—	—	0	EVDD	80	J12	88	K14				
FB_CLK	_	—	—	0	SDVDD	34	L1	40	N1				
			Mod	le Sel	ection								
RCON <sup>2</sup>	_	—	—	Ι	EVDD	144	C4	160	C3				
DRAMSEL	_	—	—	I	EVDD	79	H10	87	K11				
		·	I	FlexB	us								
A[23:22]	—	FB_CS[5:4]	—	0	SDVDD	118, 117	B9, A10	126, 125	B11, A11				
A[21:16]	_	_		0	SDVDD	116–114, 112, 108, 107	C9, A11, B10, A12, C11, B11	124, 123, 122, 120, 116, 115	B12, A12, A13, B13, B14, C13				
A[15:14]	_	SD_BA[1:0] <sup>3</sup>	—	0	SDVDD	106, 105	B12, C12	114, 113	C14, D12				
A[13:11]	—	SD_A[13:11] <sup>3</sup>	_	0	SDVDD	104–102	D11, E10, D12	112, 111, 110	D13, D14, E11				
A10	_	—	—	0	SDVDD	101	C10	109	E12				

Table 3. MCF5207/8 Signal Information and Muxing



Signal Descriptions

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. <sup>1</sup>	Voltage Domain	MCF5207 144	MCF5207 144	MCF5208 160	MCF5208 196
						LQFP	MAPBGA	QFP	MAPBGA
A[9:0]	_	SD_A[9:0] <sup>3</sup>	_	0	SDVDD	100–91	E11, D9, E12, F10, F11, E9, F12, G10, G12, F9	108–99	E13, E14, F11–F14, G11–G14
D[31:16]	_	SD_D[31:16] <sup>4</sup>	_	I/O	SDVDD	21–28, 40–47	F1, F2, G1, G2, G4, G3, H1, H2, K3, L2, L3, K2, M3, J4, M4, K4	27–34, 46–53	J4–J1, K4–K1, M3, N3, M4, N4, P4, L5, M5, N5
D[15:0]	_	FB_D[31:16] <sup>4</sup>	_	I/O	SDVDD	8–15, 51–58	B2, B1, C2, C1, D2, D1, E2, E1, L5, K5, L6, J6, M6, J7, L7, K7	16–23, 57–64	F3–F1, G4–G1, H1, N6, P6, L7, M7, N7, P7, N8, P8
BE/BWE[3:0]	PBE[3:0]	SD_DQM[3:0] <sup>3</sup>	_	0	SDVDD	20, 48, 18, 50	F4, L4, E3, J5	26, 54, 24, 56	H2, P5, H4, M6
ŌĒ	PBUSCTL3	—	_	0	SDVDD	60	J8	66	M8
TA <sup>2</sup>	PBUSCTL2	_	_	I	SDVDD	90	G11	98	H14
R/W	PBUSCTL1	—	_	0	SDVDD	59	K6	65	L8
TS	PBUSCTL0	DACK0	_	0	SDVDD	4	B3	12	E3
			Ch	ip Sel	ects				
FB_CS[3:2]	PCS[3:2]	_	_	0	SDVDD	119, 120	D7, A9	_	C11, A10
FB_CS1	PCS1	SD_CS1		0	SDVDD	121	C8	127	B10
FB_CS0	—		_	0	SDVDD	122	B8	128	C10
			SDRA	M Co	ntroller				1
SD_A10	_	_	_	0	SDVDD	37	M1	43	N2
SD_CKE	—	—		0	SDVDD	6	C3	14	E1
SD_CLK		—		0	SDVDD	31	J1	37	L1
SD_CLK		_	_	0	SDVDD	32	K1	38	M1
SD_CS0	—			0	SDVDD	7	A1	15	F4
SD_DQS[3:2]	—	_	_	0	SDVDD	19, 49	F3, M5	25, 55	H3, L6
SD_SCAS	—	—		0	SDVDD	38	M2	44	P2
SD_SRAS	—	—	_	0	SDVDD	39	J2	45	P3
SD_SDR_DQS	—	—	_	0	SDVDD	29	H3	35	L3
SD_WE	—	_	_	0	SDVDD	5	D3	13	E2

### Table 3. MCF5207/8 Signal Information and Muxing (continued)



\_\_\_\_\_

**Signal Descriptions** 

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. <sup>1</sup>	Voltage Domain	MCF5207 144 LQFP	MCF5207 144 MAPBGA	MCF5208 160 QFP	MCF5208 196 MAPBGA
	1		External	Interr	upts Por	rt <sup>5</sup>	I	I	
IRQ7 <sup>2</sup>	PIRQ7 <sup>2</sup>	_	_	Ι	EVDD	134	A5	142	C7
IRQ4 <sup>2</sup>	PIRQ4 <sup>2</sup>	DREQ0 <sup>2</sup>		Ι	EVDD	133	C6	141	D7
IRQ1 <sup>2</sup>	PIRQ1 <sup>2</sup>		—	I	EVDD	132	B6	140	D8
			1	FEC	;		1	I	
FEC_MDC	PFECI2C3	I2C_SCL <sup>2</sup>	U2TXD	0	EVDD	—	—	148	D6
FEC_MDIO	PFECI2C2	I2C_SDA <sup>2</sup>	U2RXD	I/O	EVDD	—	_	147	C6
FEC_TXCLK	PFECH7			I	EVDD			157	B3
_	PFECH6		U1RTS	0	EVDD	142	A2	—	—
FEC_TXEN	PFECH6		U1RTS	0	EVDD	_	—	158	A2
FEC_TXD0	PFECH5		—	0	EVDD	—	—	3	B1
FEC_COL	PFECH4	_	_	Ι	EVDD	_	—	7	D3
FEC_RXCLK	PFECH3	_	_	Ι	EVDD	_	—	154	B4
FEC_RXDV	PFECH2		—	Ι	EVDD	—	—	153	A4
FEC_RXD0	PFECH1		—	I	I EVDD —	—	152	D5	
FEC_CRS	PFECH0	_	_	I	EVDD	_	—	8	D2
FEC_TXD[3:1]	PFECL[7:5]		—	0	EVDD	—	—	6–4	C1, C2, B2
_	PFECL4		UORTS	0	EVDD	141	D5	—	—
FEC_TXER	PFECL4	_	UORTS	0	EVDD	—	—	156	A3
FEC_RXD[3:2]	PFECL[3:2]	—	—	Ι	EVDD	_	—	149–150	A5, B5
_	PFECL1	_	U1CTS	I	EVDD	139	B4	—	_
FEC_RXD1	PFECL1		U1CTS	Ι	EVDD	_	—	151	C5
—	PFECL0	—	UOCTS	I	EVDD	140	E4	—	—
FEC_RXER	PFECL0	_	UOCTS	I	EVDD	_	—	155	C4
		ontain an FEC m opriate FEC GPI			UART0 a	nd UART1 cor	htrol signals (as	s well as their (	GPIO signals
I2C_SDA <sup>2</sup>	PFECI2C0 <sup>2</sup>	U2RXD <sup>2</sup>	—	I/O	EVDD	_	—	—	D1
I2C_SCL <sup>2</sup>	PFECI2C1 <sup>2</sup>	U2TXD <sup>2</sup>		I/O	EVDD				E4
Ī	DACK0 and DRE	EQO do not have TS and QSPI			ads. Plea			for muxing:	



Signal Descriptions

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. <sup>1</sup>	Voltage Domain	MCF5207 144 LQFP	MCF5207 144 MAPBGA	MCF5208 160 QFP	MCF5208 196 MAPBGA
				QSP	1				
QSPI_CS2	PQSPI3	DACK0	U2RTS	0	EVDD	126	A8	132	D10
QSPI_CLK	PQSPI0	I2C_SCL <sup>2</sup>	_	0	EVDD	127	C7	133	A9
QSPI_DOUT	PQSPI1	I2C_SDA <sup>2</sup>	—	0	EVDD	128	A7	134	B9
QSPI_DIN	PQSPI2	DREQ0 <sup>2</sup>	U2CTS	I	EVDD	129	B7	135	C9
Note: The QSPI packages.	_CS1 and QSP	I_CS0 signals ar	e available on	the U	1CTS, U	1RTS, U0CTS	, or UORTS pir	ns for the 196	and 160-pin
				UART	์ s				
<b>U1CTS</b>	PUARTL7	DT1IN	QSPI_CS1	I	EVDD	_	_	136	D9
<b>U1RTS</b>	PUARTL6	DT1OUT	QSPI_CS1	0	EVDD		_	137	C8
U1TXD	PUARTL5			0	EVDD	131	A6	139	A8
U1RXD	PUARTL4	_	_	Ι	EVDD	130	D6	138	B8
UOCTS	PUARTL3	DT0IN	QSPI_CS0	Ι	EVDD		—	76	N12
UORTS	PUARTL2	DT0OUT	QSPI_CS0	0	EVDD		—	77	P12
U0TXD	PUARTL1		—	0	EVDD	71	L10	79	P13
U0RXD	PUARTL0	_	_	Ι	EVDD	70	M10	78	N13
Note: The UART UART1 control sig					, FEC, ar	nd I2C pins. Fo	or the MCF520	7 devices, the	UART0 and
			DN	IA Tir	ners				
DT3IN	PTIMER3	DT3OUT	U2CTS	Ι	EVDD	135	B5	143	B7
DT2IN	PTIMER2	DT2OUT	U2RTS	Ι	EVDD	136	C5	144	A7
DT1IN	PTIMER1	DT1OUT	U2RXD	Ι	EVDD	137	A4	145	A6
DT0IN	PTIMER0	DT0OUT	U2TXD	Ι	EVDD	138	A3	146	B6
	I	I	ВС	)M/JT	AG <sup>6</sup>				1
JTAG_EN <sup>7</sup>	—	—	—	I	EVDD	83	J11	91	J13
DSCLK		TRST <sup>2</sup>	_	I	EVDD	76	K11	84	L12
PSTCLK		TCLK <sup>2</sup>		0	EVDD	64	M7	70	P9
BKPT	—	TMS <sup>2</sup>	_	Ι	EVDD	75	L12	83	M14
DSI	_	TDI <sup>2</sup>		I	EVDD	77	H9	85	K12
DSO		TDO		0	EVDD	69	M9	75	M12
DDATA[3:0]	_		-	0	EVDD		K9, L9, M11, M8		P11, N11, M11, P10
PST[3:0]	—	—	-	0	EVDD	—	L11, L8, K10, K8	—	N10, M10, L10, L9



**Signal Descriptions** 

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. <sup>1</sup>	Voltage Domain	MCF5207 144 LQFP	MCF5207 144 MAPBGA	MCF5208 160 QFP	MCF5208 196 MAPBGA				
ALLPST	—	—	—	0	EVDD	67	_	73					
· · ·				Test									
TEST <sup>7</sup>	—	_	—	Ι	EVDD	109	_	—	C12				
PLL_TEST		_	_	I	EVDD		_	_	M13				
Power Supplies													
EVDD	—	_	_	_	_	1, 33, 63, 66, 72, 81, 87, 125	E5–E6, F5, G8–G9, H7–H8	2, 9, 69, 72, 80, 89, 95, 131	E5–E7, F5, F6, G5, H10, J9, J10, K8–K10, K13, M9				
IVDD	—	_	—	—	_	30, 68, 84, 113, 143	D4, D8, H4, H11, J9	36, 74, 92, 121, 159	J12, D4, D11, H11, L4, L11,				
PLL_VDD	—	—	—	_	_	86	H12	94	H13				
SD_VDD	—	_	_		_	3, 17, 35, 61, 89, 110, 123	E7–E8, F8, G5, H5–H6, J3	11, 39, 41, 67, 97, 118, 129	E8–E10, F9, F10, G10, H5, J5, J6, K5–K7, L2				
VSS	_	_	_		_	2, 16, 36, 62, 65, 73, 88, 111, 124	D10, F6–F7, G6–G7	1, 10, 42, 68, 71, 81, 96, 117, 119, 130	A1, A14, F7–F8, G6–G9, H6–H9, J7–J8, L13, M2, N9, P1, P14				
PLL_VSS	—	_	—	_	—	85	_	93	H12				

NOTES:

<sup>1</sup> Refers to pin's primary function.

<sup>2</sup> Pull-up enabled internally on this signal for this mode.

<sup>3</sup> The SDRAM functions of these signals are not programmable by the user. They are dynamically switched by the processor when accessing SDRAM memory space and are included here for completeness.

<sup>4</sup> Primary functionality selected by asserting the DRAMSEL signal (SDR mode). Alternate functionality selected by negating the DRAMSEL signal (DDR mode). The GPIO module is not responsible for assigning these pins.

<sup>5</sup> GPIO functionality is determined by the edge port module. The GPIO module is only responsible for assigning the alternate functions.
 <sup>6</sup> If JTAG\_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The GPIO module is not responsible for assigning these pins.

<sup>7</sup> Pull-down enabled internally on this signal for this mode.



# 4 Mechanicals and Pinouts

Drawings in this section show the pinout and the packaging and mechanical characteristics of the MCF5207 and MCF5208 devices.

### NOTE

The mechanical drawings are the latest revisions at the time of publication of this document. The most up-to-date mechanical drawings can be found at the product summary page located at http://www.freescale.com/coldfire.

### 4.1 Pinout—144 LQFP

Figure 1 shows a pinout of the MCF5207CAG166 device.





### 4.2 Package Dimensions—144 LQFP

Figure 2 and Figure 3 show MCF5207CAB166 package dimensions.









This dimensions are determined at the seating plane, datum a.

Figure 3. MCF5207CAB166 Package Dimensions (Sheet 2 of 2)



## 4.3 Pinout—144 MAPBGA

The pinout of the MCF5207CVM166 device is shown below.

	1	2	3	4	5	6	7	8	9	10	11	12	_
A	SD_CS	U1RTS	DT0IN	DT1IN	IRQ7	U1TXD	QSPI_ DOUT	QSPI_CS2	FB_CS2	A22	A20	A18	A
В	D14	D15	TS	U1CTS	DT3IN	IRQ1	QSPI_ DIN	FB_CS0	A23	A19	A16	A15	в
С	D12	D13	SD_CKE	RCON	DT2IN	ĪRQ4	QSPI_ CLK	FB_CS1	A21	A10	A17	A14	с
D	D10	D11	SD_WE	IVDD	UORTS	U1RXD	FB_CS3	IVDD	A8	VSS	A13	A11	D
E	D8	D9	BE/BWE1	UOCTS	EVDD	EVDD	SD_VDD	SD_VDD	A4	A12	A9	A7	E
F	D31	D30	SD_DQS3	BE/BWE3	EVDD	VSS	VSS	SD_VDD	A0	A6	A5	A3	F
G	D29	D28	D26	D27	SD_VDD	VSS	VSS	EVDD	EVDD	A2	TA	A1	G
н	D25	D24	SD_SDR_ DQS	IVDD	SD_VDD	SD_VDD	EVDD	EVDD	TDI/DSI	DRAM SEL	IVDD	PLL_VDD	н
J	SD_CLK	SD_RAS	SD_VDD	D18	BE/BWE0	D4	D2	ŌĒ	IVDD	RESET	JTAG_EN	XTAL	J
к	SD_CLK	D20	D23	D16	D6	R/W	D0	PST0	DDATA3	PST1	TRST/ DSCLK	EXTAL	к
L	FB_CLK	D22	D21	BE/BWE2	D7	D5	D1	PST2	DDATA2	U0TXD	PST3	TMS/ BKPT	L
м	SD_A10	SD_CAS	D19	D17	SD_DQS2	D3	TCLK/ PSTCLK	DDATA0	TDO/DSO	U0RXD	DDATA1	RSTOUT	м
	1	2	3	4	5	6	7	8	9	10	11	12	-
			Figur	e 4. MCF	5207CV	M166 Pi	nout Top	) View (1	44 MAPE	BGA)			



### 4.4 Package Dimensions—144 MAPBGA

Figure 5 shows the MCF5207CAB166 package dimensions.



2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

 $\overline{3}$  MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

 $\overline{4}$  datum a, the seating plane, is determined by the spherical crowns of the solder balls.

5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

Figure 5. MCF5207CAB166 Package Dimensions (144 MAPBGA)



### 4.5 Pinout—160 QFP

Figure 6 shows a pinout of the MCF5208CAB166 device.



Figure 6. MCF5208CAB166 Pinout Top View (160 QFP)



# 4.6 Package Dimensions—160 QFP

The package dimensions of the MCF5208CAB166 device are shown in the figures below.







NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- A DATUM PLANE IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- A DATUMS TO BE DETERMINED AT DATUM PLANE H.
- A DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- A DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

#### Figure 8. MCF5208CAB166 Package Dimensions (Sheet 2 of 2)



### 4.7 Pinout—196 MAPBGA

Figure 9 shows a pinout of the MCF5208CVM166 device.

KD24D25D26D27SD_VDDSD_VDDSD_VDDEVDDEVDDEVDDEVDDEVDDDRAM SELTD// DS1EVDDEVDDLSD_CLKSD_VDDSD_SDIVDDD18SD_QS2D5R/WPST0PST1IVDDJTRST/ DSCLKVSSVSSVSSD23D21D17BE/ BWE0D4OEEVDDPST2DDATA1TDO/ DSCLPLLTPNFB_CLKSD_A10D22D20D16D7D3D1VSSPST3DDATA2UOTSUORXDRPVSSSD_CASSD_RASD19BE/ BWE2D6D2D0TCLK/ DSCLKDDATA0DDATA3UORTSUOTXDR		1	2	3	4	5	6	7	8	9	10	11	12	13	14	_
Image         Txoo         Txoo </td <td>A</td> <td>VSS</td> <td>FEC_ TXEN</td> <td></td> <td></td> <td></td> <td>DT1IN</td> <td>DT2IN</td> <td>U1TXD</td> <td></td> <td>FB_CS2</td> <td>A22</td> <td>A20</td> <td>A19</td> <td>VSS</td> <td>A</td>	A	VSS	FEC_ TXEN				DT1IN	DT2IN	U1TXD		FB_CS2	A22	A20	A19	VSS	A
ICAN         TXD2         ICAN         RXER         RXD1         MDIO         IND         DIN         ID_COUN         ID_COUN         IRDI         AND           I2C_SDA         CRS         CRS         COL         IVDD         FEC         IRDI         IROI         UTCTS         QSP         IVDD         A14         A13         I           F         D13         D14         D15         SD_CS         EVDD         EVDD         SD_VDD         SD_VDD         SD_VDD         A11         A10         A9           G         D9         D10         D11         D12         EVDD         VSS         VSS         SD_VDD         SD_VDD         A3         A2         A11           H         D8         BWE3         D2S         BWE1         SD_VDD         VSS         VSS         VSS         SD_VDD         A3         A2         A1         A1           H         D8         BWE3         D2S         BVE1         SD_VDD         VSS         VSS         VSS         VSS         SD_VDD         A3         A2         A1           J         D28         D29         D30         D31         SD_VDD         SD_VDD         VSS         VSS <t< td=""><td>В</td><td></td><td></td><td>FEC_ TXCLK</td><td></td><td></td><td>DT0IN</td><td>DT3IN</td><td>U1RXD</td><td>QSPI_ DOUT</td><td>FB_CS1</td><td>A23</td><td>A21</td><td>A18</td><td>A17</td><td>в</td></t<>	В			FEC_ TXCLK			DT0IN	DT3IN	U1RXD	QSPI_ DOUT	FB_CS1	A23	A21	A18	A17	в
B         COL         IND         RXD0         MOC         IND         IND         OUND         CS2         IND         AN         AN           F         D_CKE         SD_WE         TS         I2C_SCL         EVDD         EVDD         EVDD         SD_VDD         SD_VDD         SD_VDD         A11         A10         A8           F         D13         D14         D15         SD_CS         EVDD         EVDD         VSS         VSS         SD_VDD         SD_VDD         A11         A10         A8           G         D9         D10         D11         D12         EVDD         VSS         VSS         VSS         SD_VDD         A33         A2         A1           H         D8         EEF         SD_VDD         VSS         VSS         VSS         VSS         SD_VDD         A3         A2         A1           H         D8         EEF         SD_VDD         VSS         VSS         VSS         VSS         VSS         SD_VDD         NCD         NCD         NDD         I2         I2         I2         I2         SD_VDD         SD_VDD         VSS         VSS         VSS         EVD         IVDD         I2         I2	С		FEC_ TXD2	RCON	FEC_ RXER			IRQ7	U1RTS		FB_CS0	FB_CS3	TEST	A16	A15	с
- $   -$ <td>D</td> <td>I2C_SDA</td> <td>FEC_ CRS</td> <td></td> <td>IVDD</td> <td></td> <td></td> <td>IRQ4</td> <td>IRQ1</td> <td>U1CTS</td> <td>QSPI_ CS2</td> <td>IVDD</td> <td>A14</td> <td>A13</td> <td>A12</td> <td>D</td>	D	I2C_SDA	FEC_ CRS		IVDD			IRQ4	IRQ1	U1CTS	QSPI_ CS2	IVDD	A14	A13	A12	D
Image: A constraint of the constraint of t	E	SD_CKE	SD_WE	TS	I2C_SCL	EVDD	EVDD	EVDD	SD_VDD	SD_VDD	SD_VDD	A11	A10	A9	A8	E
HImage: Second sec	F	D13	D14	D15	SD_CS	EVDD	EVDD	VSS	VSS	SD_VDD	SD_VDD	A7	A6	A5	A4	F
IDGBWE3DQS3BWE1DGVGDVGSVGSVGSVGSVGSVGDJD28D29D30D31SD_VDDSD_VDDVSSVSSEVDDEVDDNCCIVDDJTAG_ ENDFKD24D25D26D27SD_VDDSD_VDDSD_VDDEVDDEVDDEVDDEVDDDRAM SELTDI/ DS1EVDDLSD_CLKSD_VDDSD_SDR _DQSIVDDD18SD_QS2D5R/WPST0PST1IVDDTRST/ DSCLKVSSEMSD_CLKVSSD23D21D17 $\frac{BE/}{BWE2}$ D4OEEVDDPST2DATA1TDO/ DS0PLL_ TESTMNFB_CLKSD_A10D22D20D16D7D3D1VSSPST3DATA2UOCTSU0RXDRPVSSSD_CASSD_FASD19 $\frac{BE/}{BWE2}$ D6D2D0 $\frac{TCLK}{PSTCLK}$ DATA0DATA3UOTXDI	G	D9	D10	D11	D12	EVDD	VSS	VSS	VSS	VSS	SD_VDD	A3	A2	A1	A0	G
JD28D29D30D31SD_VDDSD_VDDVSSVSSEVDDEVDDNCCIVDDIVDDENFKD24D25D26D27SD_VDDSD_VDDSD_VDDEVDDEVDDEVDDEVDDEVDDDRAM SELTDI/< DSIEVDDLSD_CLKSD_VDDSD_SDFIVDDD18SD_QS2D5R/WPST0PST1IVDDTRST/ DSCLKVSSEVDDMSD_CLKVSSD23D21D17BE/ BWE0D4OEEVDDPST2DDATA1TDO/ DSOPLL- TESTPNFB_CLKSD_A10D22D20D16D7D3D1VSSPST3DDATA2U0CTSU0RXDRPVSSSD_CASSD_RASD19BE/ BWE2D6D2D0TCLK/ PSTCLKDDATA0DDATA3U0RTSU0TXD	Н	D8	BE/ BWE3	SD_ DQS3	BE/ BWE1	SD_VDD	VSS	VSS	VSS	VSS	EVDD	IVDD			TA	н
K $D24$ $D25$ $D26$ $D27$ $SD_VDD$ $SD_VDD$ $SD_VDD$ $EVDD$ $EVDD$ $EVDD$ $SEL$ $DSI$ $DSI$ $EVDD$ L $SD_CLK$ $SD_VDD$ $SD_SDR$ $IVDD$ $D18$ $SD_{QS2}$ $D5$ $R/W$ $PST0$ $PST1$ $IVDD$ $TRST/VSSeVDDTRST/VSSeVDDTRST/VSSeVDDTRST/VSSeVDDTRST/VSSeVDDTRST/VSSeVDDTRST/VSSeVDDTRST/VSSeVDDTRST/VSSPST1IVDDTRST/VSSPELLTSD/VDTRST/VSSPST2DDATA1TDO/PELLTESTPST2DDATA1TDO/TESTPELLTSD/VDPST2DDATA1TDO/TESTPELLTSD/VDPELLTESTPST2DDATA1TDO/TESTPELLTESTPST2DDATA1TDO/TESTPELLTESTPST2DDATA1TDO/TESTPST2DDATA2UOCTSUORXDRNFB_CLKSD_A10D22D20D16D7D3D1VSSPST3DDATA2UOCTSUORXDRPVSSSD_CASSD_ASD19BE//BWE2D6D2D0TCLK//PSTCLKDDATA0DDATA3UORTSUOTXD$	J	D28	D29	D30	D31	SD_VDD	SD_VDD	VSS	VSS	EVDD	EVDD	NC	IVDD		RESET	J
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	К	D24	D25	D26	D27	SD_VDD	SD_VDD	SD_VDD	EVDD	EVDD	EVDD			EVDD	XTAL	к
N     SD_CLK     VSS     D23     D21     D17     BWE0     D4     OE     EVDD     PS12     DDATAT     DS0     TEST       N     FB_CLK     SD_A10     D22     D20     D16     D7     D3     D1     VSS     PST3     DDATAT     DS0     TEST       P     VSS     SD_CAS     SD_RAS     D19     BE/ BWE2     D6     D2     D0     TCLK/ PSTCLK     DDATA0     DDATA3     U0RTS     U0TXD	L	SD_CLK	SD_VDD	SD_SDR _DQS	IVDD	D18	SD_ DQS2	D5	R/W	PST0	PST1	IVDD	TRST/ DSCLK	VSS	EXTAL	L
P VSS SD_CAS SD_RAS D19 BE/ BWE2 D6 D2 D0 TCLK/ PSTCLK DDATA0 DDATA3 UORTS U0TXD	М	SD_CLK	VSS	D23	D21	D17	BE/ BWE0	D4	ŌĒ	EVDD	PST2	DDATA1			TMS/ BKPT	М
P VSS SD_CAS SD_RAS D19 BWE2 D6 D2 D0 PSTCLK DDATA0 DDATA3 00RTS 00TXD	N	FB_CLK	SD_A10	D22	D20	D16	D7	D3	D1	VSS	PST3	DDATA2	UOCTS	U0RXD	RSTOUT	N
	Ρ	VSS	SD_CAS	SD_RAS	D19		D6	D2	D0	TCLK/ PSTCLK	DDATA0	DDATA3	UORTS	U0TXD	VSS	Ρ
1 2 3 4 5 6 7 8 9 10 11 12 13 Figure 9. MCF5208CVM166 Pinout Top View (196 MAPBGA)		1	2	3	4	5	6	7	8	9	10	11	12	13	14	•

Figure 9. MCF5208CVM166 Pinout Top View (196 MAPBGA)



### 4.8 Package Dimensions—196 MAPBGA

The package dimensions for the MCF5208CVM166 device is shown below.



Figure 10. MCF5208CVM166 Package Dimensions (196 MAPBGA)

# 5 Electrical Characteristics

### 5.1 Maximum Ratings

#### Table 4. Absolute Maximum Ratings<sup>1, 2</sup>

Rating	Symbol	Value	Unit
Core Supply Voltage	IV <sub>DD</sub>	- 0.5 to +2.0	V
CMOS Pad Supply Voltage	EV <sub>DD</sub>	- 0.3 to +4.0	V
DDR/Memory Pad Supply Voltage	SDV <sub>DD</sub>	- 0.3 to +4.0	V
PLL Supply Voltage	PLLV <sub>DD</sub>	- 0.3 to +2.0	V
Digital Input Voltage <sup>3</sup>	V <sub>IN</sub>	- 0.3 to +3.6	V
Instantaneous Maximum Current Single pin limit (applies to all pins) <sup>3, 4, 5</sup>	Ι <sub>D</sub>	25	mA

Operating Temperature Range (Packaged)	T <sub>A</sub> (T <sub>L</sub> - T <sub>H</sub> )	– 40 to 85	°C
Storage Temperature Range	T <sub>stg</sub>	– 55 to 150	°C

Table 4. Absolute Maximum Ratings <sup>1, 2</sup> (continued	Table 4.	Absolute	Maximum	Ratings <sup>1, 2</sup>	(continued
--	----------	----------	---------	-------------------------	------------

NOTES:

Functional operating conditions are given in Section 5.4, "DC Electrical Specifications". Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Continued operation at these levels may affect device reliability or cause permanent damage to the device.

2 This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (VSS or EV<sub>DD</sub>).

3 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

4 All functional non-supply pins are internally clamped to V<sub>SS</sub> and EV<sub>DD</sub>.

Power supply must maintain regulation within operating  $EV_{DD}$  range during instantaneous 5 and operating maximum current conditions. If positive injection current ( $V_{in} > EV_{DD}$ ) is greater than I<sub>DD</sub>, the injection current may flow out of EV<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external  $EV_{DD}$  load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power (ex; no clock). Power supply must maintain regulation within operating EV<sub>DD</sub> range during instantaneous and operating maximum current conditions.

#### 5.2 **Thermal Characteristics**

Table 5 lists thermal resistance values

Characteristic	Symbol	196MBGA	144MBGA	160QFP	144LQFP	Unit	
Junction to ambient, natural convection	Four layer board (2s2p)	$\theta_{JMA}$	47 <sup>1,2</sup>	47 <sup>1,2</sup>	49 <sup>1,2</sup>	65 <sup>1,2</sup>	°C/W
Junction to ambient (@200 ft/min)	Four layer board (2s2p)	θ <sub>JMA</sub>	43 <sup>1,2</sup>	43 <sup>1,2</sup>	44 <sup>1,2</sup>	58 <sup>1,2</sup>	°C/W
Junction to board		$\theta_{JB}$	36 <sup>3</sup>	36 <sup>3</sup>	40 <sup>3</sup>	50 <sup>3</sup>	°C/W
Junction to case		$\theta_{JC}$	22 <sup>4</sup>	22 <sup>4</sup>	39 <sup>4</sup>	19 <sup>4</sup>	°C/W
Junction to top of package		Ψ <sub>jt</sub>	6 <sup>1,5</sup>	6 <sup>1,5</sup>	12 <sup>1,6</sup>	5 <sup>1,7</sup>	°C/W
Maximum operating junction temperature		Тj	105	105	105	105	°C

**Table 5. Thermal Characteristics** 

NOTES:

 $\theta_{JMA}$  and  $\Psi_{it}$  parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of  $\theta_{JmA}$  and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the  $\Psi_{it}$  parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.

2 Per JEDEC JESD51-6 with the board horizontal.



- <sup>3</sup> Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>4</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- <sup>5</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.
- <sup>6</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.
- <sup>7</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \Theta_{JMA})$$
 Eqn. 1

Where:

T<sub>A</sub> = Ambient Temperature, °C

Q<sub>JMA</sub> = Package Thermal Resistance, Junction-to-Ambient, ×C/W

 $P_D = P_{INT} + P_{I/O}$ 

 $P_{INT} = I_{DD} \times IV_{DD}$ , Watts - Chip Internal Power

 $P_{I/O}$  = Power Dissipation on Input and Output Pins - User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be ignored. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A \times 273^{\circ}C) + Q_{JMA} \times P_D^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

### 5.3 ESD Protection

#### Table 6. ESD Protection Characteristics<sup>1, 2</sup>

Characteristics	Symbol	Value	Unit
ESD Target for Human Body Model	HBM	2000	V

NOTES:

All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.



<sup>2</sup> A device is defined as a failure if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

### 5.4 DC Electrical Specifications

#### **Table 7. DC Electrical Specifications**

Characteristic	Symbol	Min	Max	Unit
Core Supply Voltage	IV <sub>DD</sub>	1.4	1.6	V
PLL Supply Voltage	PLLV <sub>DD</sub>	1.4	1.6	V
CMOS Pad Supply Voltage	EV <sub>DD</sub>	3.0	3.6	V
SDRAM and FlexBus Supply Voltage Mobile DDR/Bus Pad Supply Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V)	SDV <sub>DD</sub>	1.70 2.25 3.0	1.95 2.75 3.6	V
CMOS Input High Voltage	EVIH	2	EV <sub>DD</sub> + 0.3	V
CMOS Input Low Voltage	EVIL	V <sub>SS</sub> - 0.3	0.8	V
CMOS Output High Voltage $I_{OH} = -5.0 \text{ mA}$	EV <sub>OH</sub>	EV <sub>DD</sub> - 0.4	—	V
CMOS Output Low Voltage I <sub>OL</sub> = 5.0 mA	EV <sub>OL</sub>	_	0.4	V
SDRAM and FlexBus Input High Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V)	SDV <sub>IH</sub>	1.35 1.7 2	$\begin{array}{l} \text{SDV}_{\text{DD}} + 0.3\\ \text{SDV}_{\text{DD}} + 0.3\\ \text{SDV}_{\text{DD}} + 0.3 \end{array}$	V
SDRAM and FlexBus Input Low Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V)	SDV <sub>IL</sub>	V <sub>SS</sub> - 0.3 V <sub>SS</sub> - 0.3 V <sub>SS</sub> - 0.3	0.45 0.8 0.8	V
SDRAM and FlexBus Output High Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V) $I_{OH} = -5.0$ mA for all modes	SDV <sub>OH</sub>	SDV <sub>DD</sub> - 0.35 2.1 2.4	 	V
SDRAM and FlexBus Output Low Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V) I <sub>OL</sub> = 5.0 mA for all modes	SDV <sub>OL</sub>		0.3 0.3 0.5	V
Input Leakage Current $V_{in} = IV_{DD}$ or $V_{SS}$ , Input-only pins	l <sub>in</sub>	-1.0	1.0	μA



Characteristic	Symbol	Min	Мах	Unit
Weak Internal Pull Up Device Current, tested at $V_{IL}$ Max. <sup>1</sup>	I <sub>APU</sub>	-10	- 130	μA
Input Capacitance <sup>2</sup> All input-only pins All input/output (three-state) pins	C <sub>in</sub>	_	7 7	pF

Table 7. DC Electrical Specifications (continued)

NOTES:

<sup>1</sup> Refer to the signals section for pins having weak internal pull-up devices.

<sup>2</sup> This parameter is characterized before qualification rather than 100% tested.

### 5.4.1 PLL Power Filtering

To further enhance noise isolation, an external filter is strongly recommended for PLL analog  $V_{DD}$  pins. The filter shown in Figure 11 should be connected between the board  $V_{DD}$  and the PLLV<sub>DD</sub> pins. The resistor and capacitors should be placed as close to the dedicated PLLV<sub>DD</sub> pin as possible.



Figure 11. System PLL V<sub>DD</sub> Power Filter

### 5.4.2 Supply Voltage Sequencing and Separation Cautions

The relationship between  $SDV_{DD}$  and  $EV_{DD}$  is non-critical during power-up and power-down sequences.  $SDV_{DD}$  (2.5V or 3.3V) and  $EV_{DD}$  are specified relative to  $IV_{DD}$ .

### 5.4.2.1 Power Up Sequence

If  $EV_{DD}/SDV_{DD}$  are powered up with  $IV_{DD}$  at 0 V, the sense circuits in the I/O pads cause all pad output drivers connected to the  $EV_{DD}/SDV_{DD}$  to be in a high impedance state. There is no limit on how long after  $EV_{DD}/SDV_{DD}$  powers up before  $IV_{DD}$  must power up.  $IV_{DD}$  should not lead the  $EV_{DD}$ ,  $SDV_{DD}$ , or  $PLLV_{DD}$  by more than 0.4 V during power ramp-up or there will be high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than 500 us to avoid turning on the internal ESD protection clamp diodes.

### 5.4.2.2 Power Down Sequence

If  $IV_{DD}$ /PLLV<sub>DD</sub> are powered down first, sense circuits in the I/O pads cause all output drivers to be in a high impedance state. There is no limit on how long after  $IV_{DD}$  and  $PLLV_{DD}$  power down before  $EV_{DD}$  or  $SDV_{DD}$  must power down.  $IV_{DD}$  should not lag  $EV_{DD}$ ,  $SDV_{DD}$ , or  $PLLV_{DD}$  going low by more than



0.4 V during power down or there is an undesired high current in the ESD protection diodes. There are no requirements for the fall times of the power supplies.

The recommended power down sequence is:

- 1. Drop  $IV_{DD}$ /PLLV<sub>DD</sub> to 0 V.
- 2. Drop  $EV_{DD}/SDV_{DD}$  supplies.

### 5.5 Current Consumption

All of the below current consumption data is lab data measured on a single device using an evaluation board. Table 8 shows the typical current consumption in low-power modes at various  $f_{sys/2}$  frequencies. Current measurements are taken after executing a STOP instruction.

Mode	Voltage			Typical <sup>3</sup> (mA)	)		Peak <sup>4</sup> (mA)				
Mode	(V)	44 MHz	56 MHz	64 MHz	72 MHz	83.33 MHz	83.33 MHz				
	3.3			1.	33						
Stop Mode 3 (Stop 11) <sup>5</sup>	2.5		15.19								
(	1.5		0.519								
	3.3			1.	93						
Stop Mode 2 (Stop 10) <sup>5</sup>	2.5			15	.19						
	1.5			1.	25						
	3.3		1.83								
Stop Mode 1 (Stop 01) <sup>5</sup>	2.5	15.23									
	1.5	8.24	10.22	9.55	10.61	12.1	12.1				
	3.3	2.23	2.33	2.41	2.5	2.61	2.61				
Stop Mode 0 (Stop 00) <sup>5</sup>	2.5	16.2	16.47	16.62	16.91	17.24	17.24				
	1.5	8.32	10.32	9.66	10.73	12.25	12.25				
	3.3	2.23	2.33	2.41	25	2.6	4.07				
Wait/Doze	2.5	16.2	16.48	16.62	16.91	17.24	18.77				
	1.5	11.53	14.36	14.29	15.92	18.21	35.45				
	3.3	6.79	9.02	14.56	19.54	29.12	30.43				
Run	2.5	16.17	16.48	16.64	16.89	17.23	18.76				
	1.5	16.29	20.36	21.13	23.57	27.0	44.1				

Table 8. Current Consumption in Low-Power Mode<sup>1,2</sup>

NOTES:

All values are measured with a 3.30V EV<sub>DD</sub>, 2.50V SDV<sub>DD</sub>, and 1.5V IV<sub>DD</sub> power supplies. Tests performed at room temperature with pins configured for high drive strength.

<sup>2</sup> Refer to the Power Management chapter in the *MCF5208 Reference Manual* for more information on low-power modes.

<sup>3</sup> All peripheral clocks except UART0, FlexBus, INTC, reset controller, PLL, and Edge Port off before entering low-power mode. All code executed from flash.

<sup>4</sup> Peak current measured while running a while(1) loop with all modules active.



<sup>5</sup> See the description of the low-power control register (LCPR) in the *MCF5208 Reference Manual* for more information on stop modes 0–3.



The figure below illustrates the power consumption in a graphical format.



f <sub>sys/2</sub> Frequency	Voltage	Typical <sup>2</sup> A	ctive (mA)	Peak <sup>3</sup> Active
isys/2 i requency	(V)	SRAM	Flash	(mA)
	3.3	2.04	2.12	2.28
1 MHz	2.5	15.24	15.32	15.24
	1.5	1.30	1.41	1.49
	3.3	2.23	2.40	3.57
2 MHz	2.5	15.26	15.42	15.26
	1.5	1.71	1.92	2.09
	3.3	2.60	2.95	3.58
4 MHz	2.5	15.30	15.61	15.30
	1.5	2.49	2.95	3.29
	3.3	7.61	17.67	25.34
44 MHz	2.5	16.13	19.49	16.95
	1.5	24.04	28.72	39.02
	3.3	8.16	26.21	34.45
48 MHz	2.5	16.28	20.06	17.17
	1.5	26.05	31.13	42.30

#### Table 9. Typical Active Current Consumption Specifications<sup>1</sup>



f Eroquopov	Voltage	Typical <sup>2</sup> A	Peak <sup>3</sup> Active	
f <sub>sys/2</sub> Frequency	(V)	SRAM	Flash	(mA)
	3.3	10.09	30.71	38.97
56 MHz	2.5	16.43	20.71	17.65
	1.5	30.07	35.90	47.90
	3.3	15.72	31.37	42.10
64 MHz	2.5	16.56	21.08	17.95
	1.5	32.19	38.72	53.50
	3.3	20.97	31.40	48.80
72 MHz	2.5	16.87	21.70	18.20
	1.5	35.90	43.20	59.50
	3.3	31.37	25.83	48.60
83.33 MHz	2.5	17.21	22.80	18.83
	1.5	41.10	49.40	67.50

 Table 9. Typical Active Current Consumption Specifications<sup>1</sup> (continued)

NOTES:

<sup>1</sup> All values are measured with a 3.30V EV<sub>DD</sub>, 2.50V SDV<sub>DD</sub>, and 1.5V IV<sub>DD</sub> power supplies. Tests performed at room temperature with pins configured for high drive strength.

<sup>2</sup> CPU polling a status register. All peripheral clocks except UART0, FlexBus, INTC, reset controller, PLL, and edge port disabled.

<sup>3</sup> Peak current measured while running a while(1) loop with all modules active.

### 5.6 Oscillator and PLL Electrical Characteristics

Num	Characteristic	Symbol	Min. Value	Max. Value	Unit
1	PLL Reference Frequency Range Crystal reference External reference	f <sub>ref_crystal</sub> f <sub>ref_ext</sub>	12 12	25 <sup>1</sup> 40 <sup>1</sup>	MHz MHz
2	Core frequency CLKOUT Frequency <sup>2</sup>	f <sub>sys</sub> f <sub>sys/2</sub>	488 x 10 <sup>-6</sup> 244 x 10 <sup>-6</sup>	166.66 83.33	MHz MHz
3	Crystal Start-up Time <sup>3, 4</sup>	t <sub>cst</sub>	_	10	ms
4	EXTAL Input High Voltage Crystal Mode <sup>5</sup> All other modes (External, Limp)	V <sub>IHEXT</sub> V <sub>IHEXT</sub>	V <sub>XTAL</sub> + 0.4 E <sub>VDD</sub> /2 + 0.4	_	V V
5	EXTAL Input Low Voltage Crystal Mode <sup>5</sup> All other modes (External, Limp)	V <sub>ILEXT</sub> V <sub>ILEXT</sub>	_	V <sub>XTAL</sub> - 0.4 E <sub>VDD</sub> /2 - 0.4	V V
7	PLL Lock Time <sup>3, 6</sup>	t <sub>ipil</sub>		50000	CLKIN
8	Duty Cycle of reference <sup>3</sup>	t <sub>dc</sub>	40	60	%

**Table 10. PLL Electrical Characteristics** 



Num	Characteristic	Symbol	Min. Value	Max. Value	Unit
9	XTAL Current	I <sub>XTAL</sub>	1	3	mA
10	Total on-chip stray capacitance on XTAL	C <sub>S_XTAL</sub>		1.5	pF
11	Total on-chip stray capacitance on EXTAL	C <sub>S_EXTAL</sub>		1.5	pF
12	Crystal capacitive load	CL		See crystal spec	
13	Discrete load capacitance for XTAL	C <sub>L_XTAL</sub>		2*C <sub>L</sub> - C <sub>S_XTAL</sub> - C <sub>PCB_XTAL</sub> <sup>7</sup>	pF
14	Discrete load capacitance for EXTAL	C <sub>L_EXTAL</sub>		2*C <sub>L</sub> - C <sub>S_EXTAL</sub> - C <sub>PCB_EXTAL</sub> <sup>7</sup>	pF
17	CLKOUT Period Jitter, <sup>3, 4, 7, 8, 9</sup> Measured at f <sub>SYS</sub> Max Peak-to-peak Jitter (Clock edge to clock edge) Long Term Jitter	C <sub>jitter</sub>		10 TBD	% f <sub>sys/2</sub> % f <sub>sys/2</sub>
18	Frequency Modulation Range Limit <sup>3, 10, 11</sup> (f <sub>sys</sub> Max must not be exceeded)	C <sub>mod</sub>	0.8	2.2	%f <sub>sys/2</sub>
19	VCO Frequency. $f_{vco} = (f_{ref} * PFD)/4$	f <sub>vco</sub>	350	540	MHz

#### Table 10. PLL Electrical Characteristics (continued)

NOTES:

The maximum allowable input clock frequency when booting with the PLL enabled is 24 MHz. For higher input clock

frequencies, the processor must boot in LIMP mode to avoid violating the maximum allowable CPU frequency.

<sup>2</sup> All internal registers retain data at 0 Hz.

- <sup>3</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.
- <sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.
- <sup>5</sup> This parameter is guaranteed by design rather than 100% tested.
- <sup>6</sup> This specification is the PLL lock time only and does not include oscillator start-up time.
- <sup>7</sup> C<sub>PCB\_EXTAL</sub> and C<sub>PCB\_XTAL</sub> are the measured PCB stray capacitances on EXTAL and XTAL, respectively.
- <sup>8</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via PLL V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>SS</sub> and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval.
- <sup>9</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of Cjitter+Cmod.

<sup>10</sup> Modulation percentage applies over an interval of 10µs, or equivalently the modulation rate is 100KHz.

<sup>11</sup> Modulation range determined by hardware design.

### 5.7 External Interface Timing Characteristics

Table 11 lists processor bus input timings.

#### NOTE

All processor bus timings are synchronous; that is, input setup/hold and output delay with respect to the rising edge of a reference clock. The reference clock is the FB\_CLK output.