

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









High Performance 8-Bit Microcontrollers

Z8 Encore! XP® F0822 Series

Product Specification

PS022517-0508





Warning: DO NOT USE IN LIFE SUPPORT

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.



ISO 9001:2000 FS 507510 Zilog products are designed and manufactured under an ISO registered 9001:2000 Quality Management System. For more details, please visit www.zilog.com/quality.

Revision History

Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below.

Date	Revision Level	Description	Page Number
May 2008	17	Removed Flash Microcontrollers from the title throughout the document.	All
February 2008	16	Updated the flag status for BCLR, BIT, and BSET in Table 126.	219
December 2007	15	Updated Zilog logo, Zilog text, Disclaimer section, and implemented style guide. Updated Z8 Encore! 8K Series to Z8 Encore! XP F0822 Series Flash Microcontrollers throughout the document.	All
June 2007 and August 2007	13 and 14	No Changes.	All
December 2006	12	Updated Ordering Information and minor edits done.	All

PS022517-0508 Revision History

Table of Contents

Introduction
About This Manual
Intended Audience
Manual Conventions
Safeguardsx
Abbreviations/Acronymsx
Introduction
Features
Part Selection Guide
Block Diagram
CPU and Peripheral Overview
eZ8 CPU Features
General Purpose Input/Output
Flash Controller
10-Bit Analog-to-Digital Converter
UART
I^2C
Serial Peripheral Interface
Timers
Interrupt Controller
Reset Controller
On-Chip Debugger
Signal and Pin Descriptions
Available Packages
Pin Configurations
Signal Descriptions
Pin Characteristics
Address Space
Register File
Program Memory
Data Memory
Information Area
Register File Address Map 1
Control Register Summary
Reset and Stop Mode Recovery 39
Reset Types
System Reset

Z8 Encore! XP[®] F0822 Series Product Specification

zilog ,

Reset Sources	. 40
Power-On Reset	. 41
Voltage Brownout Reset	. 41
Watchdog Timer Reset	. 42
External Pin Reset	. 43
On-Chip Debugger Initiated Reset	. 43
Stop Mode Recovery	. 43
Stop Mode Recovery Using WDT Time-Out	. 44
Stop Mode Recovery Using a GPIO Port Pin Transition	. 44
Low-Power Modes	. 45
STOP Mode	. 45
HALT Mode	. 45
General-Purpose Input/Output	. 47
GPIO Port Availability by Device	
Architecture	. 47
GPIO Alternate Functions	. 47
GPIO Interrupts	. 49
GPIO Control Register Definitions	. 49
Port A–C Address Registers	. 50
Port A–C Control Registers	. 51
Port A-C Input Data Registers	. 54
Port A–C Output Data Register	. 55
Interrupt Controller	. 57
Interrupt Vector Listing	. 57
Architecture	. 59
Operation	. 59
Master Interrupt Enable	. 59
Interrupt Vectors and Priority	. 60
Interrupt Assertion	. 60
Software Interrupt Assertion	. 60
Interrupt Control Register Definitions	
Interrupt Request 0 Register	. 61
Interrupt Request 1 Register	
Interrupt Request 2 Register	
IRQ0 Enable High and Low Bit Registers	
IRQ1 Enable High and Low Bit Registers	
IRQ2 Enable High and Low Bit Registers	
Interrupt Edge Select Register	
Interrupt Control Register	
Timers	
Architecture	60

Z8 Encore! XP® F0822 Series **Product Specification**

zilog vi

Operation	
Timer Operating Modes	
Reading the Timer Count Values	
Timer Output Signal Operation	
Timer Control Register Definitions	
Timer 0–1 High and Low Byte Registers	
Timer Reload High and Low Byte Registers	
Timer 0–1 PWM High and Low Byte Registers	
Timer 0–3 Control 0 Registers	
Timer 0–1 Control 1 Registers	
Watchdog Timer	
Operation	
Watchdog Timer Refresh	
Watchdog Timer Time-Out Response	
Watchdog Timer Reload Unlock Sequence	
Watchdog Timer Control Register Definitions	
Watchdog Timer Control Register	86
Watchdog Timer Reload Upper, High and Low Byte Registers	
Universal Asynchronous Receiver/Transmitter	89
Architecture	89
Operation	90
Data Format	90
Transmitting Data using Polled Method	
Transmitting Data Using Interrupt-Driven Method	92
Receiving Data using the Polled Method	93
Receiving Data Using Interrupt-Driven Method	94
Clear To Send Operation	95
Multiprocessor (9-bit) Mode	95
External Driver Enable	96
UART Interrupts	97
UART Baud Rate Generator	99
UART Control Register Definitions 1	100
UART Transmit Data Register	100
UART Receive Data Register1	101
UART Status 0 Register	101
UART Status 1 Register 1	102
UART Control 0 and Control 1 Registers	103
UART Address Compare Register	105
UART Baud Rate High and Low Byte Registers 1	106
Infrared Encoder/Decoder	109
Architecture	109

Z8 Encore! XP® F0822 Series Product Specification

zilog vii

	109
Transmitting IrDA Data	110
Receiving IrDA Data	111
Infrared Endec Control Register Definitions	112
Serial Peripheral Interface	113
Architecture	113
Operation	114
SPI Signals	115
SPI Clock Phase and Polarity Control	116
Multi-Master Operation	118
Slave Operation	118
Error Detection	119
SPI Interrupts	119
SPI Baud Rate Generator	120
SPI Control Register Definitions	121
SPI Data Register	121
SPI Control Register	122
SPI Status Register	123
SPI Mode Register	124
SPI Diagnostic State Register	125
SPI Baud Rate High and Low Byte Registers	125
I2C Controller	127
Architecture	127
Operation	128
SDA and SCL Signals	
Ob/tand OOL digitals	128
I ² C Interrupts	
	128
I ² C Interrupts	128 129 130
I ² C Interrupts	128 129 130
I ² C Interrupts	128 129 130 130 131
I ² C Interrupts Software Control of I2C Transactions Start and Stop Conditions Master Write and Read Transactions Address Only Transaction with a 7-bit Address Write Transaction with a 7-Bit Address	128 129 130 130 131 132
I ² C Interrupts Software Control of I2C Transactions Start and Stop Conditions Master Write and Read Transactions Address Only Transaction with a 7-bit Address Write Transaction with a 7-Bit Address Address Only Transaction with a 10-bit Address	128 129 130 130 131 132 133
I ² C Interrupts Software Control of I2C Transactions Start and Stop Conditions Master Write and Read Transactions Address Only Transaction with a 7-bit Address Write Transaction with a 7-Bit Address Address Only Transaction with a 10-bit Address Write Transaction with a 10-bit Address	128 129 130 130 131 132 133
I ² C Interrupts Software Control of I2C Transactions Start and Stop Conditions Master Write and Read Transactions Address Only Transaction with a 7-bit Address Write Transaction with a 7-Bit Address Address Only Transaction with a 10-bit Address Write Transaction with a 10-Bit Address Read Transaction with a 7-Bit Address	128 129 130 131 132 133 134 136
I ² C Interrupts Software Control of I2C Transactions Start and Stop Conditions Master Write and Read Transactions Address Only Transaction with a 7-bit Address Write Transaction with a 7-Bit Address Address Only Transaction with a 10-bit Address Write Transaction with a 10-Bit Address Read Transaction with a 7-Bit Address Read Transaction with a 10-Bit Address	128 129 130 130 131 132 133 134 136
I ² C Interrupts Software Control of I2C Transactions Start and Stop Conditions Master Write and Read Transactions Address Only Transaction with a 7-bit Address Write Transaction with a 7-Bit Address Address Only Transaction with a 10-bit Address Write Transaction with a 10-Bit Address Read Transaction with a 7-Bit Address Read Transaction with a 10-Bit Address Read Transaction with a 10-Bit Address	128 129 130 130 131 132 133 134 136 137
I ² C Interrupts Software Control of I2C Transactions Start and Stop Conditions Master Write and Read Transactions Address Only Transaction with a 7-bit Address Write Transaction with a 7-Bit Address Address Only Transaction with a 10-bit Address Write Transaction with a 10-Bit Address Read Transaction with a 7-Bit Address Read Transaction with a 10-Bit Address Read Transaction with a 10-Bit Address I2C Control Register Definitions I2C Data Register	128 129 130 131 132 133 134 136 137
I ² C Interrupts Software Control of I2C Transactions Start and Stop Conditions Master Write and Read Transactions Address Only Transaction with a 7-bit Address Write Transaction with a 7-Bit Address Address Only Transaction with a 10-bit Address Write Transaction with a 10-Bit Address Read Transaction with a 7-Bit Address Read Transaction with a 10-Bit Address Read Transaction with a 10-Bit Address I2C Control Register Definitions I2C Data Register I2C Status Register	128 129 130 131 132 133 134 139 139
I ² C Interrupts Software Control of I2C Transactions Start and Stop Conditions Master Write and Read Transactions. Address Only Transaction with a 7-bit Address Write Transaction with a 7-Bit Address Address Only Transaction with a 10-bit Address Write Transaction with a 10-Bit Address Read Transaction with a 7-Bit Address Read Transaction with a 10-Bit Address I2C Control Register Definitions I2C Data Register I2C Status Register I2C Control Register	128 129 130 131 132 133 134 139 140 141
I ² C Interrupts Software Control of I2C Transactions Start and Stop Conditions Master Write and Read Transactions Address Only Transaction with a 7-bit Address Write Transaction with a 7-Bit Address Address Only Transaction with a 10-bit Address Write Transaction with a 10-Bit Address Read Transaction with a 7-Bit Address Read Transaction with a 10-Bit Address Read Transaction with a 10-Bit Address I2C Control Register Definitions I2C Data Register I2C Status Register	128 129 130 130 131 132 133 134 139 140 141 143

Z8 Encore! XP[®] F0822 Series **Product Specification**

zilog viii

I2C Diagnostic Control Register	145
Analog-to-Digital Converter	147
Architecture	
Operation	
Automatic Power-Down	148
Single-Shot Conversion	148
Continuous Conversion	148
ADC Control Register Definitions	150
ADC Control Register	150
ADC Data High Byte Register	151
ADC Data Low Bits Register	151
Flash Memory	153
Information Area	154
Operation	155
Timing Using the Flash Frequency Registers	155
Flash Read Protection	156
Flash Write/Erase Protection	156
Byte Programming	157
Page Erase	158
Mass Erase	158
Flash Controller Bypass	158
Flash Controller Behavior in Debug Mode	159
Flash Control Register Definitions	159
Flash Control Register	159
Flash Status Register	160
Page Select Register	160
Flash Sector Protect Register	
Flash Frequency High and Low Byte Registers	161
Option Bits	163
Operation	163
Option Bit Configuration By Reset	
Option Bit Address Space	
Flash Memory Address 0000H	
Flash Memory Address 0001H	165
On-Chip Oscillator	
Operating Modes	
, ,	
Oscillator Operation with an External RC Network	168
On-Chip Debugger	171
Architecture	
Operation	171

Z8 Encore! XP[®] F0822 Series Product Specification

zilog

L	U	9	ix

OCD Interface	. 171
Debug Mode	. 173
OCD Data Format	. 173
OCD Auto-Baud Detector/Generator	. 174
OCD Serial Errors	. 174
Breakpoints	. 175
OCDCNTR Register	. 176
On-Chip Debugger Commands	. 176
On-Chip Debugger Control Register Definitions	. 181
OCD Control Register	. 181
OCD Status Register	. 183
Electrical Characteristics	. 185
Absolute Maximum Ratings	. 185
DC Characteristics	. 187
AC Characteristics	. 194
On-Chip Peripheral AC and DC Electrical Characteristics	. 195
General Purpose I/O Port Input Data Sample Timing	200
General Purpose I/O Port Output Timing	. 201
On-Chip Debugger Timing	. 202
SPI MASTER Mode Timing	203
SPI SLAVE Mode Timing	. 204
I2C Timing	205
UART Timing	206
eZ8 CPU Instruction Set	209
Assembly Language Programming Introduction	209
Assembly Language Syntax	. 210
eZ8 CPU Instruction Notation	210
Condition Codes	. 213
eZ8 CPU Instruction Classes	. 214
eZ8 CPU Instruction Summary	. 218
Flags Register	. 227
Opcode Maps	229
Packaging	233
Ordering Information	236
Part Number Suffix Designations	
Index	
Customer Support	



Introduction

This Product Specification provides detailed operating information for Z8 Encore! XP[®] F0822 Series devices within the Z8 Encore! XP Microcontroller (MCU) family of products. Within this document, Z8 Encore! XP[®] F0822 Series is referred as Z8 Encore! XP or the F0822 Series unless specifically stated otherwise.

About This Manual

Zilog recommends that you read and understand everything in this manual before setting up and using the product. We have designed this Product Specification to be used either as a *how to* procedural manual or a reference guide to important data.

Intended Audience

This document is written for Zilog customers who are experienced at working with micro-controllers, integrated circuits, or printed circuit assemblies.

Manual Conventions

The following assumptions and conventions are adopted to provide clarity and ease of use:

Courier Typeface

Commands, code lines and fragments, bits, equations, hexadecimal addresses, and various executable items are distinguished from general text by the use of the Courier typeface. Where the use of the font is not indicated, as in the Index, the name of the entity is presented in upper case.

• **Example:** FLAGS[1] is smrf.

Hexadecimal Values

Hexadecimal values are designated by uppercase H suffix and appear in the Courier typeface.

• **Example:** R1 is set to F8H.

Brackets

The square brackets [], indicate a register or bus.

• **Example:** For the register R1[7:0], R1 is an 8-bit register, R1[7] is the most significant bit, and R1[0] is the least significant bit.

Braces

The curly braces { }, indicate a single register or bus created by concatenating some combination of smaller registers, buses, or individual bits.

• **Example:** The 12-bit register address {0H, RP[7:4], R1[3:0]} is composed of a 4-bit hexadecimal value (0H) and two 4-bit register values taken from the Register Pointer (RP) and Working Register R1. 0H is the most significant nibble (4-bit value) of the 12-bit register, and R1[3:0] is the least significant nibble of the 12-bit register.

Parentheses

The parentheses (), indicate an indirect register address lookup.

• **Example:** (R1) is the memory location referenced by the address contained in the Working Register R1.

Parentheses/Bracket Combinations

The parentheses (), indicate an indirect register address lookup and the square brackets, [], indicate a register or bus.

• **Example:** Assume PC[15:0] contains the value 1234h. (PC [15:0]) then refers to the contents of the memory location at address 1234h.

Use of the Words Set, Reset and Clear

The word *set* implies that a register bit or a condition contains a logical 1. The words re*set* or *clear* imply that a register bit or a condition contains a logical 0. When either of these terms is followed by a number, the word *logical* cannot be included; however, it is implied.

Notation for Bits and Similar Registers

A field of bits within a register is designated as: Register[n:n].

• **Example:** ADDR[15:0] refers to bits 15 through bit 0 of the Address.

Use of the Terms LSB, MSB, Isb, and msb

In this document, the terms *LSB* and *MSB*, when appearing in upper case, mean *least* significant byte and most significant byte, respectively. The lowercase forms, *lsb* and *msb*, mean *least* significant bit and most significant bit, respectively.

Use of Initial Uppercase Letters

Initial uppercase letters designate settings and conditions in general text.

- **Example 1**: The receiver forces the SCL line to Low.
- **Example 2:** The Master generates a STOP condition to abort the transfer.

Use of All Uppercase Letters

The use of all uppercase letters designates the names of states, modes, and commands.

- **Example 1:** The bus is considered BUSY after the Start condition.
- **Example 2:** A START command triggers the processing of the initialization sequence.
- **Example 3:** STOP mode.

Bit Numbering

Bits are numbered from 0 to n-1 where n indicates the total number of bits. For example, the 8 bits of a register are numbered from 0 to 7.

Safeguards

It is important that you understand the following safety terms, which are defined here.



Caution: *Indicates a procedure or file can become corrupted if you does not follow directions.*

Abbreviations/Acronyms

This document uses the following abbreviations or acronyms.

Abbreviations/ Acronyms	Expansion
ADC	Analog-to-Digital Converter
LPO	Low-Power Operational Amplifier
SPI	Serial Peripheral Interface
WDT	Watchdog Timer
GPIO	General-Purpose Input/Output
OCD	On-Chip Debugger
POR	Power-On Reset
LVD	Low-Voltage Detection
VBO	Voltage Brownout
ISR	Interrupt Service Routine
UART	Universal Asynchronous Receiver/Transmitter
IrDA	Infrared Data Association
I ² C	Inter-Integrated Circuit

Z8 Encore! XP[®] F0822 Series Product Specification



хii

Abbreviations/ Acronyms	Expansion
PDIP	Plastic Dual Inline Package
SOIC	Small Outline Integrated Circuit
SSOP	Small Shrink Outline Package
PC	Program Counter
IRQ	Interrupt Request

Introduction

Zilog's Z8 Encore! XP[®] MCU product family is a line of Zilog microcontrollers based on the 8-bit eZ8 CPU. Z8 Encore! XP[®] F0822 Series, hereafter referred as Z8 Encore! XP or the 8K Series adds Flash memory to Zilog's extensive line of 8-bit microcontrollers. The Flash in-circuit programming allows faster development time and program changes in the field. The new eZ8 CPU is upward-compatible with the existing Z8[®] instructions. The rich peripheral set of Z8 Encore! XP makes it suitable for a variety of applications including motor control, security systems, home appliances, personal electronic devices, and sensors.

Features

The features of Z8 Encore! XP MCU product family include:

- 20 MHz eZ8 CPU core
- Up to 8 KB Flash with in-circuit programming capability
- 1 KB Register RAM
- Optional 2- to 5-channel, 10-bit Analog-to-Digital Converter (ADC)
- Full-duplex 9-bit Universal Asynchronous Receiver/Transmitter (UART) with bus transceiver Driver Enable Control
- Inter-Integrated Circuit (I²C)
- Serial Peripheral Interface (SPI)
- Infrared Data Association (IrDA)-compliant infrared encoder/decoders
- Two 16-bit timers with Capture, Compare, and PWM capability
- Watchdog Timer (WDT) with internal RC oscillator
- 11 to 19 Input/Output pins depending upon package
- Up to 19 interrupts with configurable priority
- On-Chip Debugger (OCD)
- Voltage Brownout (VBO) protection
- Power-On Reset (POR)
- Crystal oscillator with three power settings and RC oscillator option

- 2.7 V to 3.6 V operating voltage with 5 V-tolerant inputs
- 20-pin and 28-pin packages
- 0 °C to +70 °C standard temperature and -40 °C to +105 °C extended temperature operating ranges

Part Selection Guide

Table 1 identifies the basic features and package styles available for each device within the Z8 Encore! $XP^{\text{\tiny{\$}}}$ F0822 Series product line.

Table 1. Z8 Encore! XP® F0822 Series Part Selection Guide

Part	Flash	RAM		16-bit Timers	ADC	UARTs			Package Pin Counts	
Number	(KB)	(KB)	I/O	with PWM	_	with IrDA	I ² C	SPI	20	28
Z8F0822	8	1	19	2	5	1	1	1		Х
Z8F0821	8	1	11	2	2	1	1		Х	
Z8F0812	8	1	19	2	0	1	1	1		Х
Z8F0811	8	1	11	2	0	1	1		Х	
Z8F0422	4	1	19	2	5	1	1	1		Х
Z8F0421	4	1	11	2	2	1	1		Χ	
Z8F0412	4	1	19	2	0	1	1	1		Х
Z8F0411	4	1	11	2	0	1	1		Х	

Block Diagram

Figure 1 displays the block diagram of the architecture of Z8 Encore! XP® F0822 Series devices.




Figure 1. Z8 Encore! XP[®] F0822 Series Block Diagram

CPU and Peripheral Overview

eZ8 CPU Features

Zilog's latest eZ8 8-bit CPU, meets the continuing demand for faster and more code-efficient microcontrollers. The eZ8 CPU executes a superset of the original $Z8^{\circledR}$ instruction set.

The eZ8 CPU features include:

- Direct register-to-register architecture allows each register to function as an accumulator, improving execution time and decreasing the required Program Memory.
- Software stack allows much greater depth in subroutine calls and interrupts than hardware stacks.
- Compatible with existing Z8[®] code.
- Expanded internal Register File allows access of up to 4 KB.
- New instructions improve execution efficiency for code developed using higher-level programming languages, including C.
- Pipelined instruction fetch and execution.
- New instructions for improved performance including BIT, BSWAP, BTJ, CPC, LDC, LDCI, LEA, MULT, and SRL.
- New instructions support 12-bit linear addressing of the Register File.
- Up to 10 MIPS operation.
- C-Compiler friendly.
- 2 to 9 clock cycles per instruction.

For more information regarding the eZ8 CPU, refer to eZ8 CPU Core User Manual (UM0128) available for download at www.zilog.com.

General Purpose Input/Output

Z8 Encore! XP[®] F0822 Series features 11 to 19 port pins (Ports A–C) for General Purpose Input/Output (GPIO). The number of GPIO pins available is a function of package. Each pin is individually programmable. Ports A and C supports 5 V-tolerant inputs.

Flash Controller

The Flash Controller programs and erases the Flash memory.

10-Bit Analog-to-Digital Converter

The optional Analog-to-Digital Converter (ADC) converts an analog input signal to a 10-bit binary number. The ADC accepts inputs from 2 to 5 different analog input sources.

UART

The Universal Asynchronous Receiver/Transmitter (UART) is full-duplex and capable of handling asynchronous data transfers. The UART supports 8-bit and 9-bit data modes and selectable parity.

I²C

The Inter-Integrated Circuit (I^2C) controller makes the Z8 Encore! XP compatible with the I^2C protocol. The I^2C Controller consists of two bidirectional bus lines, a serial data (SDA) line, and a serial clock (SCL) line.

Serial Peripheral Interface

The Serial Peripheral Interface (SPI) allows the Z8 Encore! XP to exchange data between other peripheral devices such as EEPROMs, A/D converters, and ISDN devices. The SPI is a full-duplex, synchronous, and character-oriented channel that supports a four-wire interface.

Timers

Two 16-bit reloadable timers are used for timing/counting events or for motor control operations. These timers provide a 16-bit programmable reload counter and operate in One-Shot, Continuous, Gated, Capture, Compare, Capture and Compare, and PWM modes.

Interrupt Controller

Z8 Encore! XP[®] F0822 Series products support up to 18 interrupts. These interrupts consist of 7 internal peripheral interrupts and 11 GPIO pin interrupt sources. The interrupts have 3 levels of programmable interrupt priority.

Reset Controller

Z8 Encore! XP F0822 Series products are reset using the RESET pin, POR, WDT, STOP mode exit, or VBO warning signal.

On-Chip Debugger

Z8 Encore! XP F0822 Series products feature an integrated On-Chip Debugger (OCD). The OCD provides a rich-set of debugging capabilities, such as, reading and writing registers, programming the Flash, setting breakpoints, and executing code. A single-pin interface provides communication to the OCD.

zilog 6

7

Signal and Pin Descriptions

Z8 Encore! XP[®] F0822 Series products are available in a variety of packages, styles, and pin configurations. This chapter describes the signals and available pin configurations for each of the package styles. For information regarding the physical package specifications, see Packaging on page 233.

Available Packages

Table 2 identifies the package styles available for each device within Z8 Encore! XP F0822 Series product line.

Table 2. Z8 Encore! XP F0822 Series Package Options

Part Number	10-Bit ADC	20-Pin SSOP and PDIP	28-Pin SOIC and PDIP
Z8F0822	Yes		Х
Z8F0821	Yes	X	
Z8F0812	No		X
Z8F0811	No	X	
Z8F0422	Yes		X
Z8F0421	Yes	X	
Z8F0412	No		X
Z8F0411	No	X	

Pin Configurations

Figure 2 through Figure 5 display the pin configurations for all of the packages available in Z8 Encore! XP F0822 Series. See Table 4 for a description of the signals.



Note: The analog input alternate functions (ANAx) are not available on Z8 Encore! XP[®] F0822 Series devices.




Figure 2. Z8F0821 and Z8F0421 in 20-Pin SSOP and PDIP Packages




Figure 3. Z8F0822 and Z8F0422 in 28-Pin SOIC and PDIP Packages




Figure 4. Z8F0811 and Z8F0411 in 20-Pin SSOP and PDIP Packages




Figure 5. Z8F0812 and Z8F0412 in 28-Pin SOIC and PDIP Packages

Signal Descriptions

Table 3 describes Z8 Encore! XP[®] F0822 Series signals. See Pin Configurations on page 7 to determine the signals available for the specific package styles

Table 3. Signal Descriptions

Signal Mnemonic	I/O	Description				
General-Purpo	General-Purpose I/O Ports A-H					
PA[7:0]	I/O	Port C—These pins are used for general-purpose I/O and supports 5 V-tolerant inputs.				
PB[4:0]	I/O	Port B—These pins are used for general-purpose I/O.				
PC[5:0]	I/O	Port C—These pins are used for general-purpose I/O and support 5 V-tolerant inputs.				
I ² C Controller	ı					
SCL	I/O	Serial Clock —This open-drain pin clocks data transfers in accordance with the I ² C standard protocol. This pin is multiplexed with a GPIO pin. When the GPIO pin is configured for alternate function to enable the SCL function, this pin is open-drain.				
SDA	I/O	Serial Data —This open-drain pin transfers data between the I ² C and a slave. This pin is multiplexed with a GPIO pin. When the GPIO pin is configured for alternate function to enable the SDA function, this pin is open-drain.				

Table 3. Signal Descriptions (Continued)

Signal Mnemonic	I/O	Description		
SPI Controlle	r			
SS	I/O	Slave Select —This signal can be an output or an input. If the Z8 Encore! XP® is the SPI Master, this pin can be configured as the Slave Select output. If the Z8 Encore! XP is the SPI Slave, this pin is the input slave select. It is multiplexed with a GPIO pin.		
SCK	I/O	SPI Serial Clock—The SPI Master supplies this pin. If the Z8 Encore! XP is the SPI Master, this pin is the output. If the Z8 Encore! XP is the SPI Slave, this pin is the input. It is multiplexed with a GPIO pin.		
MOSI	I/O	Master-Out/Slave-In—This signal is the data output from the SPI Master device and the data input to the SPI Slave device. It is multiplexed with a GPIO pin.		
MISO	I/O	Master-In/Slave-Out—This pin is the data input to the SPI Master device and the data output from the SPI Slave device. It is multiplexed with a GPIO pin.		
UART Contro	llers			
TXD0	0	Transmit Data —This signal is the transmit output from the UART and IrDA. The TXD signals are multiplexed with GPIO pins.		
RXD0	I	Receive Data —This signal is the receiver input for the UART and IrDA. The RXD signals are multiplexed with GPIO pins.		
CTS0	1	Clear To Send—This signal is control inputs for the UART. The CTS signals are multiplexed with GPIO pins.		
DE0	0	Driver Enable —This signal allows automatic control of external RS-485 drivers. This signal is approximately the inverse of the TXE (Transmit Empty) bit in the UART Status 0 Register. The DE signal can be used to ensure the external RS-485 driver is enabled when data is transmitted by the UART.		
Timers				
T0OUT / T1OUT	0	Timer Output 0–1 —These signals are output pins from the timers. The Timer Output signals are multiplexed with GPIO pins.		
TOIN / T1IN	I	Timer Input 0–1 —These signals are used as the Capture, Gating and Counter inputs. The Timer Input signals are multiplexed with GPIO pins.		
Analog				
ANA[4:0]	l	Analog Input —These signals are inputs to the Analog-to-Digital Converter (ADC). The ADC analog inputs are multiplexed with GPIO pins.		
VREF	I	Analog-to-Digital Converter reference voltage input—As an output, the VREF signal is not recommended for use as a reference voltage for extendevices. If the ADC is configured to use the internal reference voltage generator, this pin should be left unconnected or capacitively coupled to analog ground (AVSS).		

Table 3. Signal Descriptions (Continued)

Signal Mnemonic	I/O	Description
Oscillators		
XIN	I	External Crystal Input —This is the input pin to the crystal oscillator. A crystal is connected between the external crystal input and the XOUT pin to form the oscillator. In addition, this pin is used with external RC networks or external clock drivers to provide the system clock to the system.
XOUT	0	External Crystal Output —This pin is the output of the crystal oscillator. A crystal is connected between external crystal output and the XIN pin to form the oscillator. When the system clock is referred in this manual, it refers to the frequency of the signal at this pin. This pin must be left unconnected when not using a crystal.
On-Chip De	ebugger	
DBG	I/O	Debug —This pin is the control and data input and output to and from the OCD. This pin is open-drain.
\triangle	Caution:	For operation of the OCD, all power pins $(V_{DD} \text{ and } AV_{DD})$ must be supplied with power and all ground pins $(V_{SS} \text{ and } AV_{SS})$ must be properly grounded. The DBG pin is open-drain and must have an external pull-up resistor to ensure proper operation.
Reset		
RESET	I	RESET—Generates a Reset when asserted (driven Low).
Power Sup	ply	
V_{DD}	I	Digital Power Supply.
AV _{DD}	I	Analog Power Supply —Must be powered up and grounded to VDD, even if not using analog features.
V_{SS}	I	Digital Ground.
AV _{SS}	I	Analog Ground —Must be grounded and connected to VSS, even if not using analog features.

Pin Characteristics

Table 4 provides detailed information on the characteristics for each pin available on Z8 Encore! XP[®] F0822 Series products. Table 4 data is sorted alphabetically by the pin symbol mnemonic.

Table 4. Pin Characteristics

Symbol Mnemonic	Direction	Reset Direction	Active Low or Active High	Tri-State Output	Internal Pull-up or Pull-down	Schmitt-Trigger Input	Open Drain Output
AV _{DD}	N/A	N/A	N/A	N/A	No	No	N/A
AV _{SS}	N/A	N/A	N/A	N/A	No	No	N/A
DBG	I/O	I	N/A	Yes	No	Yes	Yes
PA[7:0]	I/O	I	N/A	Yes	Programmable Pull-up	Yes	Yes, Programmable
PB[4:0]	I/O	I	N/A	Yes	Programmable Pull-up	Yes	Yes, Programmable
PC[5:0]	I/O	I	N/A	Yes	Programmable Pull-up	Yes	Yes, Programmable
RESET	1	I	Low	N/A	Pull-up	Yes	N/A
V_{DD}	N/A	N/A	N/A	N/A	No	No	N/A
VREF	Analog	N/A	N/A	N/A	No	No	N/A
V _{SS}	N/A	N/A	N/A	N/A	No	No	N/A
XIN	1	I	N/A	N/A	No	No	N/A
XOUT	0	0	N/A	No	No	No	No