

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Triple Buffer with Open Drain Outputs

The NL37WZ07 is a high performance triple buffer with open drain outputs operating from a 1.65 V to 5.5 V supply.

The internal circuit is composed of multiple stages, including an open drain output which provides the capability to set output switching level. This allows the NL37WZ07 to be used to interface 5 V circuits to circuits of any voltage between $V_{\rm CC}$ and 7 V using an external resistor and power supply.

Features

- Extremely High Speed: t_{PD} 2.5 ns (typical) at $V_{CC} = 5 \text{ V}$
- Designed for 1.65 V to 5.5 V V_{CC} Operation
- Overvoltage Tolerant Inputs
- LVTTL Compatible Interface Capability with 5 V TTL Logic with V_{CC} = 3 V
- LVCMOS Compatible
- 24 mA Output Sink Capability @ 3.0 V
- Near Zero Static Supply Current Substantially Reduces System Power Requirements
- Chip Complexity: FET = 72
- These Devices are Pb-Free and are RoHS Compliant
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable




Figure 1. Pinout




Figure 2. Logic Symbol




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



US8 US SUFFIX CASE 493



L7 = Device Code M = Date Code*

= Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation may vary depending upon manufacturing location.

PIN ASSIGNMENT

Pin	Function	
1	IN A1	
2	OUT Y3	
3	IN A2	
4	GND	
5	OUT Y2	
6	IN A3	
7	OUT Y1	
8	V _{CC}	
4 5 6 7	GND OUT Y2 IN A3 OUT Y1	

FUNCTION TABLE

A Input	Y Output
L	L
Н	Z

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

MAXIMUM RATINGS

Symbol	Parameter	Value	Units
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	-0.5 to +7.0	V
Vo	DC Output Voltage	-0.5 to +7.0	V
I _{IK}	DC Input Diode Current V _I < GND	-50	mA
I _{OK}	DC Output Diode Current V _O < GND	-50	mA
Io	DC Output Sink Current	±50	mA
I _{CC}	DC Supply Current per Supply Pin	±100	mA
I _{GND}	DC Ground Current per Ground Pin	±100	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
T _J	Junction Temperature under Bias	+150	°C
$\theta_{\sf JA}$	Thermal Resistance (Note 1)	250	°C/W
P _D	Power Dissipation in Still Air at 85°C	250	mW
MSL	Moisture Sensitivity	Level 1	
F _R	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 2000 > 150 N/A	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
- Tested to EIA/JESD22-A114-A.
 Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage Operating Data Retention Only	1.65 1.5	5.5 5.5	V
VI	Input Voltage (Note 5)	0	5.5	V
Vo	Output Voltage (HIGH or LOW State)	0	5.5	V
T _A	Operating Free-Air Temperature	-55	+125	°C
Δt/ΔV	Input Transition Rise or Fall Rate $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0 0	20 10 5	ns/V

^{5.} Unused inputs may not be left open. All inputs must be tied to a high- or low-logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

			V_{CC} $T_{A} = 25^{\circ}C$ $-55^{\circ}C \le T_{A} \le 125^{\circ}C$		$T_A = 25^{\circ}C$		_A ≤ 125°C		
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Units
V _{IH}	High-Level Input Voltage		1.65 to 1.95 2.3 to 5.5	0.75 V _{CC} 0.7 V _{CC}			0.75 V _{CC} 0.7 V _{CC}		V
V _{IL}	Low-Level Input Voltage		1.65 to 1.95 2.3 to 5.5			0.25 V _{CC} 0.3 V _{CC}		0.25 V _{CC} 0.3 V _{CC}	V
I _{LKG}	Z-State Output Leakage Current	$V_{IN} = V_{IL}$ $V_{OUT} = V_{CC}$ or GND	1.65 to 5.5			±5.0		±10.0	μΑ
V _{OL}	Low-Level Output	I _{OL} = 100 μA	1.65 to 5.5		0.0	0.1		0.1	V
	Voltage V _{IN} = V _{IH} or V _{IL}	I _{OL} = 4 mA	1.65		0.08	0.24		0.24	
		I _{OL} = 8 mA	2.3		0.20	0.3		0.3	
		I _{OL} = 12 mA	2.7		0.22	0.4		0.4	
		I _{OL} = 16 mA	3.0		0.28	0.4		0.4	
		I _{OL} = 24 mA	3.0		0.38	0.55		0.55	
		I _{OL} = 32 mA	4.5		0.42	0.55		0.55	
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	0 to 5.5			±0.1		±1.0	μΑ
I _{OFF}	Power Off Leakage Current	V _{IN} = 5.5 V or V _{OUT} = 5.5 V	0			1		10	μΑ
Icc	Quiescent Supply Current	V _{IN} = 5.5 V or GND	5.5			1		10	μΑ

AC ELECTRICAL CHARACTERISTICS t_R = t_F = 2.5 ns; C_L = 50 pF; R_L = 500 Ω

				1	T _A = 25°C		-55°C ≤ T _A ≤ 125°C		
Symbol	Parameter	Condition	V _{CC} (V)	Min	Тур	Max	Min	Max	Units
t _{PZL}	Propagation Delay	$R_L = R_1 = 500 \Omega$, $C_L = 50 pF$	1.8 ± 0.15			7.8		7.8	ns
	(Figure 3 and 4)	$R_L = R_1 = 500 \Omega, C_L = 50 pF$	2.5 ± 0.2	1.2	3.7	5.8	1.2	6.4	
		$R_L = R_1 = 500 \Omega, C_L = 50 pF$	3.3 ± 0.3	0.8	2.9	4.4	0.8	4.8	
		$R_L = R_1 = 500 \Omega, C_L = 50 pF$	5.0 ± 0.5	0.5	2.3	3.5	0.5	3.9	
t _{PLZ}	Propagation Delay	$R_L = R_1 = 500 \Omega, C_L = 50 pF$	1.8 ± 0.15			7.8		7.8	ns
(Figure 3 and 4)		$R_L = R_1 = 500 \Omega, C_L = 50 pF$	2.5 ± 0.2	1.2	2.8	5.8	1.2	6.4	
		$R_L = R_1 = 500 \Omega$, $C_L = 50 pF$	3.3 ± 0.3	0.8	2.1	4.4	0.8	4.8	
		$R_L = R_1 = 500 \Omega$, $C_L = 50 pF$	5.0 ± 0.5	0.5	1.4	3.5	0.5	3.9	

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	2.5	pF
C _{OUT}	Output Capacitance	$V_{\rm CC}$ = 5.5 V, $V_{\rm I}$ = 0 V or $V_{\rm CC}$	4.0	pF
C _{PD}	Power Dissipation Capacitance (Note 6)	10 MHz, V _{CC} = 5.5 V, V _I = 0 V or V _{CC}	4.0	pF

^{6.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.





Figure 3. Switching Waveforms



 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

Figure 4. Test Circuit

DEVICE ORDERING INFORMATION


Device Order Number	Package	Shipping [†]
NL37WZ07USG	US8 (Pb-Free)	3000 / Tape & Reel
NLV37WZ07USG*	US8 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS


US8 CASE 493-02



- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION "A" DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR. MOLD FLASH. PROTRUSION AND GATE BURR SHALL NOT EXCEED 0.140 MM (0.0055") PER SIDE.
- DIMENSION "B" DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSION. INTER-LEAD FLASH AND PROTRUSION SHALL NOT E3XCEED 0.140 (0.0055") PER
- LEAD FINISH IS SOLDER PLATING WITH THICKNESS OF 0.0076-0.0203 MM.
- (300–800 °). ALL TOLERANCE UNLESS OTHERWISE SPECIFIED ±0.0508 (0.0002 °).

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	1.90	2.10	0.075	0.083
В	2.20	2.40	0.087	0.094
С	0.60	0.90	0.024	0.035
D	0.17	0.25	0.007	0.010
F	0.20	0.35	0.008	0.014
G	0.50	BSC	0.020	BSC
Н	0.40	REF	0.016	REF
J	0.10	0.18	0.004	0.007
K	0.00	0.10	0.000	0.004
L	3.00	3.20	0.118	0.126
M	0 °	6°	0 °	6 °
N	5 °	10 °	5 °	10 °
Р	0.23	0.34	0.010	0.013
R	0.23	0.33	0.009	0.013
S	0.37	0.47	0.015	0.019
U	0.60	0.80	0.024	0.031
٧	0.12 BSC		0.005	BSC

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered traderlanks of semiconductor. Components industries, ICC (SCILLC) solutes fees were tile right to make so characteristic or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specificalized ovary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative