imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





KSZ8041TL/FTL/MLL

10Base-T/100Base-TX/100Base-FX Physical Layer Transceiver

Data Sheet Rev. 1.2

General Description

Functional Diagram

The KSZ8041TL is a single supply 10Base-T/100Base-TX Physical Layer Transceiver, which provides MII/RMII/SMII interfaces to transmit and receive data. It utilizes a unique mixed-signal design to extend signaling distance while reducing power consumption.

HP Auto MDI/MDI-X provides the most robust solution for eliminating the need to differentiate between crossover and straight-through cables.

Micrel LinkMD[®] TDR-based cable diagnostics permit identification of faulty copper cabling.

The KSZ8041TL represents a new level of features and

performance and is an ideal choice of physical layer transceiver for 10Base-T/100Base-TX applications.

The KSZ8041FTL has all the identical rich features of the KSZ8041TL plus 100Base-FX support for fiber and media converter applications.

The KSZ8041MLL is the basic 10Base-T/100Base-TX Physical Layer Transceiver version with MII support.

The KSZ8041TL and KSZ8041FTL are available in 48-pin, lead-free TQFP packages. The KSZ8041MLL is provided in the 48-pin, lead-free LQFP package (See Ordering Information).

Data sheets and support documentation can be found on Micrel's web site at: www.micrel.com.



KSZ8041TL/FTL



LinkMD is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

Features

- Single-chip 10Base-T/100Base-TX physical layer solution
- Fully compliant to IEEE 802.3u Standard
- Low power CMOS design, power consumption of <180mW
- HP auto MDI/MDI-X for reliable detection and correction for straight-through and crossover cables with disable and enable option
- Robust operation over standard cables
- LinkMD[®] TDR-based cable diagnostics for identification of faulty copper cabling
- Fiber support: 100Base-FX (KSZ8041FTL only),
- Back-to-Back mode support for 100Mbps repeater or media converter
- MII interface support
- RMII interface support with external 50MHz system clock (KSZ8041TL/FTL only)
- SMII interface support with external 125MHz system clock and 12.5MHz sync clock from MAC (KSZ8041TL/FTL only)
- MIIM (MDC/MDIO) management bus to 12.5MHz for rapid PHY register configuration
- Interrupt pin option
- Programmable LED outputs for link, activity and speed
- · Power down and power saving modes
- Single power supply (3.3V)
- Built-in 1.8V regulator for core
- Available packages:
 - 48-pin LQFP (KSZ8041MLL) 48-pin TQFP (KSZ8041TL/FTL)

Ordering Information

Part Number (marking)	Ordering Number	Temp. Range	Package	Lead Finish	Description
KSZ8041MLL	KSZ8041MLL	0°C to 70°C	48-Pin LQFP	Pb-Free	MII, 10/100 Copper, C-Temp, 48-LQFP
KSZ8041TL	KSZ8041TL	0°C to 70°C	48-Pin TQFP	Pb-Free	MII / RMII, 10/100 Copper, C-Temp, 48-TQFP
KSZ8041TLI ⁽¹⁾	KSZ8041TLI	-40°C to 85°C	48-Pin TQFP	Pb-Free	MII / RMII, 10/100 Copper, I-Temp, 48-TQFP
KSZ8041FTL	KSZ8041FTL	0°C to 70°C	48-Pin TQFP	Pb-Free	MII / RMII, 100Base-FX Fiber, C-Temp, 48-TQFP
KSZ8041FTLI ⁽¹⁾	KSZ8041FTLI	-40°C to 85°C	48-Pin TQFP	Pb-Free	MII / RMII, 100Base-FX Fiber, I-Temp, 48-TQFP
KSZ8041TL ⁽¹⁾	KSZ8041TL-S	0°C to 70°C	48-Pin TQFP	Pb-Free	SMII, 10/100 Copper, C-Temp, 48-TQFP
KSZ8041TLI ⁽¹⁾	KSZ8041TLI-S	-40°C to 85°C	48-Pin TQFP	Pb-Free	SMII, 10/100 Copper, I-Temp, 48-TQFP
KSZ8041FTL ⁽¹⁾	KSZ8041FTL-S	0°C to 70°C	48-Pin TQFP	Pb-Free	SMII, 100Base-FX Fiber, C-Temp, 48-TQFP
KSZ8041FTLI ⁽¹⁾	KSZ8041FTLI-S	-40°C to 85°C	48-Pin TQFP	Pb-Free	SMII, 100Base-FX Fiber, I-Temp, 48-TQFP

Note:

1. Contact factory for lead time.

- Printer
- LOM
- Game Console
- IPTV
- IP Phone
 - IP Set-top Box
 - Media Converter

2

Revision History

Revision	Date	Summary of Changes
1.0	12/21/06	Data sheet created.
1.1	4/27/07	Added maximum MDC clock speed.
		Added 40K +/-30% to note 1 of Pin Description and Strapping Options tables for internal pull-ups/pull- downs.
		Changed Model Number in Register 3h – PHY Identifier 2.
		Changed polarity (swapped definition) of DUPLEX strapping pin.
		Removed DUPLEX strapping pin update to Register 4h – Auto-Negotiation Advertisement bits [8, 6].
		Added Back-to-Back mode for KSZ8041TL.
		Added Symbol Error to MII/RMII Receive Error description and Register 15h – RXER Counter.
		Added a 100pF capacitor on REXT (pin 16) in Pin Description table.
1.2	12/9/09	Updated Ordering Information.
		Changed MDIO hold time (min) from 10ns to 4ns.
		Added thermal resistance (θ_{JC}).
		Added chip maximum current consumption.
		Added LED drive current.
		Renamed Register 3h bits [3:0] to "manufacturer's revision number" and changed default value to "Indicates silicon revision."
		Updated RMII output delay for CRSDV and RXD[1:0] output pins.
		Added support for Asymmetric PAUSE in register 4h bit [11].
		Added control bits for 100Base-TX preamble restore (register 14h bit [7]) and 10Base-T preamble restore (register 14h bit [6]).
		Changed strapping pin definition for CONFIG[2:0] = 100 from "PCS Loopback" to "MII 100Mbps Preamble Restore."
		Corrected MII timing for t _{RLAT} , t _{CRS1} , t _{CRS2} .
		Added SMII timing.
		Added KSZ8041MLL device and updated entire data sheet accordingly.
1		Added 48-Pin LQFP package information.

Contents

General Description	1
Functional Diagram	1
Features	2
Applications	2
Ordering Information	2
Revision History	
List of Figures.	6
List of Tables	7
Pin Configuration – KSZ8041TL	8
Pin Configuration – KSZ8041FTL	9
Pin Description- KSZ8041TL/FTL	
Strapping Options- KSZ8041TL/FTL	15
Pin Configuration –KSZ8041MLL	
Pin Description-KSZ8041MLL	
Strapping Options – KSZ8041MLL	21
Functional Description	
100Base-TX Transmit	
100Base-TX Receive	
PLL Clock Synthesizer	
Scrambler/De-scrambler (100Base-TX only)	
10Base-T Transmit	
10Base-T Receive	23
SQE and Jabber Function (10Base-T only)	
Auto-Negotiation	
MII Management (MIIM) Interface	25
Interrupt (INTRP)	
MII Data Interface	
MII Signal Definition	
Transmit Clock (TXC)	
Transmit Enable (TXEN)	
Transmit Data [3:0] (TXD[3:0])	
Receive Clock (RXC)	
Receive Data Valid (RXDV)	
Receive Data [3:0] (RXD[3:0])	
Receive Error (RXER)	
Carrier Sense (CRS)	
Collision (COL)	
Reduced MII (RMII) Data Interface (KSZ8041TL/FTL only)	
RMII Signal Definition (KSZ8041TL/FTL only)	
Reference Clock (REF_CLK)	
Transmit Enable (TX_EN)	
Transmit Data [1:0] (TXD[1:0])	
Carrier Sense/Receive Data Valid (CRS_DV)	
Receive Data [1:0] (RXD[1:0])	
Receive Error (RX_ER)	
Collision Detection	
Serial MII (SMII) Data Interface (KSZ8041TL/FTL only)	

SMII Signal Definition (KSZ8041TL/FTL only)	
Clock Reference (CLOCK)	
Sync Pulse (SYNC)	
Transmit Data and Control (TX)	
Receive Data and Control (RX)	
Collision Detection	
HP Auto MDI/MDI-X	
Straight Cable	
Crossover Cable	
LinkMD [®] Cable Diagnostics	
Access	
Usage	
Power Management	
Power Saving Mode	
Power Down Mode	
Reference Clock Connection Options	
Reference Circuit for Power and Ground Connections	
100Base-FX Fiber Operation (KSZ8041FTL only)	
Fiber Signal Detect	
Far-End Fault	
Back-to-Back Media Converter	
MII Back-to-Back Mode	
RMII Back-to-Back Mode (KSZ8041TL/FTL only)	
Register Map	40
	+0
Register Description	
Register Description Absolute Maximum Ratings ⁽¹⁾	
Register Description Absolute Maximum Ratings ⁽¹⁾ Operating Ratings ⁽²⁾	
Register Description Absolute Maximum Ratings ⁽¹⁾	
Register Description Absolute Maximum Ratings ⁽¹⁾ Operating Ratings ⁽²⁾ Electrical Characteristics ⁽³⁾ Timing Diagrams	40 48 48 48 48 50
Register Description Absolute Maximum Ratings ⁽¹⁾ Operating Ratings ⁽²⁾ Electrical Characteristics ⁽³⁾ Timing Diagrams MII SQE Timing (10Base-T)	40 48 48 48 48 50 50
Register Description Absolute Maximum Ratings ⁽¹⁾ Operating Ratings ⁽²⁾ Electrical Characteristics ⁽³⁾ Timing Diagrams MII SQE Timing (10Base-T) MII Transmit Timing (10Base-T)	40 48 48 48 48 50 50 51
Register Description	40 48 48 48 48 50 50 50 51 51 52
Register Description Absolute Maximum Ratings ⁽¹⁾ Operating Ratings ⁽²⁾ Electrical Characteristics ⁽³⁾ Timing Diagrams MII SQE Timing (10Base-T) MII Transmit Timing (10Base-T) MII Receive Timing (10Base-T) MII Receive Timing (10Base-T)	40 48 48 48 48 50 50 51 51 52 53
Register Description	40 48 48 48 48 50 50 50 51 51 52 53
Register Description Absolute Maximum Ratings ⁽¹⁾ Operating Ratings ⁽²⁾ Electrical Characteristics ⁽³⁾ Timing Diagrams MII SQE Timing (10Base-T) MII Transmit Timing (10Base-T) MII Receive Timing (10Base-T) MII Receive Timing (10Base-T)	40 48 48 48 50 50 50 51 52 53 53 54
Register Description Absolute Maximum Ratings ⁽¹⁾ Operating Ratings ⁽²⁾ Electrical Characteristics ⁽³⁾ MII SQE Timing (10Base-T) MII Transmit Timing (10Base-T) MII Receive Timing (10Base-T) MII Receive Timing (10Base-T) MII Receive Timing (100Base-TX) MII Receive Timing (100Base-TX) MII Receive Timing (100Base-TX) SMII Timing.	40 48 48 48 50 50 51 51 52 53 53 54 55 56
Register Description	40 48 48 48 50 50 51 51 52 53 53 54 55 56
Register Description Absolute Maximum Ratings ⁽¹⁾ Operating Ratings ⁽²⁾ Electrical Characteristics ⁽³⁾ MII SQE Timing (10Base-T) MII Transmit Timing (10Base-T) MII Receive Timing (10Base-T) MII Receive Timing (10Base-T) MII Receive Timing (100Base-TX) MII Receive Timing (100Base-TX) MII Receive Timing (100Base-TX) SMII Timing.	40 48 48 48 50 50 50 51 52 53 53 53 54 55 55 56 57
Register Description	40 48 48 48 50 50 51 51 52 53 53 54 55 55 56 57 58
Register Description	40 48 48 48 50 50 50 51 52 53 53 54 55 55 55 56 57 58 58 59 60
Register Description	40 48 48 48 50 50 50 51 52 53 53 54 55 55 55 56 57 58 58 59 60
Register Description	40 48 48 48 50 50 51 51 52 53 53 54 55 55 56 57 58 59 60 60 62
Register Description	40 48 48 48 50 50 51 51 52 53 53 54 55 55 56 56 57 58 59 60 62 62
Register Description Absolute Maximum Ratings ⁽¹⁾ Operating Ratings ⁽²⁾ Electrical Characteristics ⁽³⁾ Timing Diagrams MII SQE Timing (10Base-T) MII Transmit Timing (10Base-T) MII Receive Timing (10Base-T) MII Receive Timing (10Base-T) MII Transmit Timing (10Base-T) MII Transmit Timing (10Base-T) MII Transmit Timing (100Base-TX) MII Receive Timing (100Base-TX) MII Receive Timing (100Base-TX) MII Receive Timing (100Base-TX) MII Receive Timing (100Base-TX) RMII Timing. SMII Timing. Auto-Negotiation Timing MDC/MDIO Timing Reset Timing. Reset Circuit Selection of Isolation Transformer. Selection of Reference Crystal	40 48 48 48 50 50 51 51 52 53 53 54 55 55 56 57 57 58 59 60 60 62 62 63 63

List of Figures

Figure 1. Auto-Negotiation Flow Chart	
Figure 2. SMII Transmit Data/Control Segment	
Figure 3. SMII Receive Data/Control Segment	
Figure 4. Typical Straight Cable Connection	
Figure 5. Typical Crossover Cable Connection	
Figure 6. 25MHz Crystal / Oscillator Reference Clock for MII Mode	
Figure 7. 50MHz Oscillator Reference Clock for RMII Mode	
Figure 8. 125MHz Oscillator Reference Clock for SMII Mode	
Figure 9. KSZ8041TL/FTL/MLL Power and Ground Connections	
Figure 10. KSZ8041TL/MLL and KSZ8041FTL Back-to-Back Media Converter	
Figure 11. MII SQE Timing (10Base-T)	
Figure 12. MII Transmit Timing (10Base-T)	51
Figure 13. MII Receive Timing (10Base-T)	
Figure 14. MII Transmit Timing (100Base-TX)	53
Figure 15. MII Receive Timing (100Base-TX)	54
Figure 16. RMII Timing – Data Received from RMII	55
Figure 17. RMII Timing – Data Input to RMII	
Figure 18. SMII Timing – Data Received from SMII	
Figure 19. SMII Timing – Data Input to SMII	
Figure 20. Auto-Negotiation Fast Link Pulse (FLP) Timing	
Figure 21. MDC/MDIO Timing	
Figure 22. Reset Timing	
Figure 23. Recommended Reset Circuit	
Figure 24. Recommended Reset Circuit for Interfacing with CPU/FPGA Reset Output	
Figure 25. Reference Circuits for LED Strapping Pins	61

List of Tables

Table 1. MII Management Frame Format	
Table 2. MII Signal Definition	
Table 3. RMII Signal Description	
Table 4. SMII Signal Description	
Table 5. SMII TX Bit Description	
Table 6. SMII TXD[0:7] Encoding Table	
Table 7. SMII RX Bit Description	
Table 8. SMII RXD[0:7] Encoding Table	
Table 9. MDI/MDI-X Pin Definition	
Table 10. KSZ8041TL/FTL/MLL Power Pin Description	
Table 11. Copper and Fiber Mode Selection	
Table 12. MII Signal Connection for MII Back-to-Back Mode	
Table 13. RMII Signal Connection for RMII Back-to-Back Mode	
Table 14. MII SQE Timing (10Base-T) Parameters	
Table 15. MII Transmit Timing (10Base-T) Parameters	
Table 16. MII Receive Timing (10Base-T) Parameters	
Table 17. MII Transmit Timing (100Base-TX) Parameters	
Table 18. MII Receive Timing (100Base-TX) Parameters	
Table 19. RMII Timing Parameters	
Table 20. SMII Timing Parameters	
Table 21. Auto-Negotiation Fast Link Pulse (FLP) Timing Parameters	
Table 22. MDC/MDIO Timing Parameters	
Table 23. Reset Timing Parameters	
Table 24. Transformer Selection Criteria	
Table 25. Qualified Single Port Magnetics	
Table 26. Typical Reference Crystal Characteristics	

Pin Configuration – KSZ8041TL



48-Pin TQFP

Pin Configuration – KSZ8041FTL



48-Pin TQFP

Pin Description- KSZ8041TL/FTL

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function
1	GND	Gnd	Ground
2	GND	Gnd	Ground
3	GND	Gnd	Ground
4	VDDA_1.8	Р	1.8V analog V _{DD}
5	VDDA_1.8	Р	1.8V analog V _{DD}
6	V1.8_OUT	Р	1.8V output voltage from chip
7	VDDA_3.3	Р	3.3V analog V _{DD}
8	VDDA_3.3	Р	3.3V analog V _{DD}
9	RX-	I/O	Physical receive or transmit signal (- differential)
10	RX+	I/O	Physical receive or transmit signal (+ differential)
11	TX-	I/O	Physical transmit or receive signal (- differential)
12	TX+	I/O	Physical transmit or receive signal (+ differential)
13	GND	Gnd	Ground
14	хо	0	Crystal feedback
			This pin is used only in MII mode when a 25MHz crystal is used.
			This pin is a no connect if oscillator or external clock source is used, or if RMII mode or SMII mode is selected.
15	XI /	I	Crystal / Oscillator / External Clock Input
	REFCLK /		MII Mode: 25MHz +/-50ppm (crystal, oscillator, or external clock)
	CLOCK		RMII Mode: 50MHz +/-50ppm (oscillator, or external clock only)
			SMII Mode: 125MHz +/-100ppm (oscillator, or external clock only)
16	REXT	I/O	Set physical transmit output current
			Connect a $6.49K\Omega$ resistor in parallel with a 100pF capacitor to ground on this pin. See KSZ8041TL-FTL reference schematics.
17	GND	Gnd	Ground
18	MDIO	I/O	Management Interface (MII) Data I/O
			This pin requires an external 4.7K Ω pull-up resistor.
19	MDC	I	Management Interface (MII) Clock Input
			This pin is synchronous to the MDIO data interface.
20	RXD3 /	lpu/O	MII Mode: Receive Data Output[3] ⁽²⁾ /
	PHYAD0		Config. Mode: The pull-up/pull-down value is latched as PHYADDR[0] during power-up / reset. See "Strapping Options" section for details.
21	RXD2 /	Ipd/O	MII Mode: Receive Data Output[2] ⁽²⁾ /
	PHYAD1		Config. Mode: The pull-up/pull-down value is latched as PHYADDR[1] during power-up / reset. See "Strapping Options" section for details.
22	RXD1 /	Ipd/O	MII Mode: Receive Data Output[1] ⁽²⁾ /
	RXD[1] /		RMII Mode: Receive Data Output[1] ⁽³⁾ /
	PHYAD2		Config. Mode: The pull-up/pull-down value is latched as PHYADDR[2] during power-up / reset. See "Strapping Options" section for details.

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function	
23	RXD0 /	lpu/O	MII Mode:	Receive Data Output[0] ⁽²⁾ /
	RXD[0] /		RMII Mode:	Receive Data Output[0] ⁽³⁾ /
	RX		SMII Mode:	Receive Data and Control ⁽⁴⁾ /
	DUPLEX		Config. Mode:	Latched as DUPLEX (register 0h, bit 8) during power-up / reset. See "Strapping Options" section for details.
24	GND	Gnd	Ground	
25	VDDIO_3.3	Р	3.3V digital V_{DD}	
26	VDDIO_3.3	Р	3.3V digital V _{DD}	
27	RXDV /	Ipd/O	MII Mode:	Receive Data Valid Output /
	CRSDV /		RMII Mode:	Carrier Sense/Receive Data Valid Output /
	CONFIG2		Config. Mode:	The pull-up/pull-down value is latched as CONFIG2 during power-up / reset. See "Strapping Options" section for details.
28	RXC	0	MII Mode:	Receive Clock Output.
29	RXER /	Ipd/O	MII Mode:	Receive Error Output /
	RX_ER /		RMII Mode:	Receive Error Output /
	ISO		Config. Mode:	The pull-up/pull-down value is latched as ISOLATE during power-up / reset. See "Strapping Options" section for details.
30	GND	Gnd	Ground	
31	VDD_1.8	Р	1.8V digital V_{DD}	
32	INTRP	Opu	Interrupt Output: Programmable Interrupt Output	
			interrupt conditio	he Interrupt Control/Status Register for programming the ns and reading the interrupt status. Register 1Fh bit 9 sets the o active low (default) or active high.
33	TXC	I/O	MII Mode:	Transmit Clock Output
			MII Back-to Back	Mode: Transmit Clock Input
34	TXEN /	Ι	MII Mode:	Transmit Enable Input /
	TX_EN		RMII Mode:	Transmit Enable Input
35	TXD0 /	I	MII Mode:	Transmit Data Input[0] ⁽⁵⁾ /
	TXD[0] /		RMII Mode:	Transmit Data Input[0] ⁽⁶⁾ /
	ТХ		SMII Mode:	Transmit Data and Control ⁽⁷⁾
36	TXD1 /	I	MII Mode:	Transmit Data Input[1] ⁽⁵⁾ /
	TXD[1] /		RMII Mode:	Transmit Data Input[1] ⁽⁶⁾ /
	SYNC		SMII Mode:	SYNC Clock Input
37	GND	Gnd	Ground	
38	TXD2	I	MII Mode:	Transmit Data Input[2] ⁽⁵⁾ /
39	TXD3	I	MII Mode:	Transmit Data Input[3] ⁽⁵⁾ /
40	COL /	lpd/O	MII Mode:	Collision Detect Output /
	CONFIG0	-	Config. Mode:	The pull-up/pull-down value is latched as CONFIG0 during power-up / reset. See "Strapping Options" section for details.
41	CRS /	Ipd/O	MII Mode:	Carrier Sense Output /
	CONFIG1		Config. Mode:	The pull-up/pull-down value is latched as CONFIG1 during power-up / reset. See "Strapping Options" section for details.

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function		
42	LED0 /	lpu/O	LED Output:	Programmable LE	ED0 Output /
(KSZ8041TL)	NWAYEN		Config. Mode:		Negotiation Enable (register 0h, bit 12) / reset. See "Strapping Options" section for
			The LED0 pin is follows.	programmable via	register 1Eh bits [15:14], and is defined as
			LED mode =	[00]	
			Link/Activity	Pin State	LED Definition
			No Link	Н	OFF
			Link	L	ON
			Activity	Toggle	Blinking
			LED mode =	[01]	
			Link	Pin State	LED Definition
			No Link	Н	OFF
			Link	L	ON
			<u>LED mode = [10</u>	<u>01</u>	
			Reserved		
			<u>LED mode = [1*</u>	<u>1]</u>	
			Reserved		
42	LED0 /	lpu/O	LED Output:	Programmable LE	
(KSZ8041FTL)	NWAYEN		Config. Mode:		FXEN=0), latched as Auto-Negotiation Dh, bit 12) during power-up / reset.
					EN=1), this pin configuration is always le Auto-Negotiation.
				See "Strapping C	ptions" section for details.
			The LED0 pin is follows.	programmable via	register 1Eh bits [15:14], and is defined as
			LED mode =	[00]	
			Link/Activity	Pin State	LED Definition
			No Link	Н	OFF
			Link	L	ON
			Activity	Toggle	Blinking
			LED mode =	[01]	
			Link	Pin State	LED Definition
			No Link	Н	OFF
			Link	L	ON
			LED mode = [10 Reserved	<u>01</u>	
			LED mode = [1 [·]	<u>1]</u>	
			Reserved		

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function		
43	LED1 /	lpu/O	LED Output:	Programmable LE	ED1 Output /
(KSZ8041TL) SPEED		Config. Mode:		D (register 0h, bit 13) during power-up / pping Options" section for details.	
		The LED1 pin is programmable via register 1Eh bits [15:14], and is defined as follows.			
			LED mode =	[00]	
			Speed	Pin State	LED Definition
			10BT	н	OFF
			100BT	L	ON
			LED mode =	[01]	
			Activity	Pin State	LED Definition
			No Activity	н	OFF
			Activity	Toggle	Blinking
			rouvity	roggio	Diriking
			<u>LED mode = [1</u>	<u>01</u>	
			Reserved		
			LED mode = [1	1]	
			Reserved		
43	LED1 /	lpu/O	LED Output:	Programmable LE	ED1 Output /
(KSZ8041FTL)	(SZ8041FTL) SPEED / no FEF		Config. Mode:	If copper mode (F 13) during power	EXEN=0), latched as SPEED (register 0h, bit -up / reset.
				If fiber mode (FXI during power-up	EN=1), latched as no FEF (no Far-End Fault) / reset.
				See "Strapping O	ptions" section for details.
			The LED1 pin is follows.	s programmable via	register 1Eh bits [15:14], and is defined as
			LED mode =	[00]	
			Speed	Pin State	LED Definition
			10BT	н	OFF
			100BT	L	ON
			LED mode =	[01]	
			Activity	Pin State	LED Definition
			No Activity	Н	OFF
			Activity	Toggle	Blinking
			LED mode = [1	<u>0]</u>	
			Reserved		
			LED mode = [1	<u>1]</u>	
			Reserved		
44	NC	-	No connect		
45	NC	-	No connect		
46	NC	-	No connect		

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function	
47	RST#	Ι	Chip Reset (active low)	
48 (KSZ8041TL)	NC	-	No connect	
48 (KSZ8041FTL)	FXSD / FXEN	lpd	 FXSD: Signal Detect for 100Base-FX fiber mode FXEN: Fiber Enable for 100Base-FX fiber mode If FXEN=0, fiber mode is disabled. PHY is in copper mode. The default is "0". See "100Base-FX Operation" section for details. 	

Notes:

1. P = Power supply.

Gnd = Ground.

I = Input.

O = Output.

I/O = Bi-directional.

lpd = Input with internal pull-down (40K +/-30%).

Ipu = Input with internal pull-up (40K +/-30%).

Opu = Output with internal pull-up (40K +/-30%).

Ipu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise.

Ipd/O = Input with internal pull-down (40K +/-30%) during power-up/reset; output pin otherwise.

2. MII Rx Mode: The RXD[3..0] bits are synchronous with RXCLK. When RXDV is asserted, RXD[3..0] presents valid data to MAC through the MII. RXD[3..0] is invalid when RXDV is de-asserted.

- 3. RMII Rx Mode: The RXD[1:0] bits are synchronous with REF_CLK. For each clock period in which CRS_DV is asserted, two bits of recovered data are sent from the PHY.
- 4. SMII Rx Mode: Receive data and control information are sent in 10 bit segments. In 100MBit mode, each segment represents a new byte of data. In 10MBit mode, each segment is repeated ten times; therefore, every ten segments represent a new byte of data. The MAC can sample any one of every 10 segments in 10MBit mode.
- 5. MII Tx Mode: The TXD[3..0] bits are synchronous with TXCLK. When TXEN is asserted, TXD[3..0] presents valid data from the MAC through the MII. TXD[3..0] has no effect when TXEN is de-asserted.
- 6. RMII Tx Mode: The TXD[1:0] bits are synchronous with REF_CLK. For each clock period in which TX_EN is asserted, two bits of data are received by the PHY from the MAC.
- 7. SMII Tx Mode: Transmit data and control information are received in 10 bit segments. In 100MBit mode, each segment represents a new byte of data. In 10MBit mode, each segment is repeated ten times; therefore, every ten segments represent a new byte of data. The PHY can sample any one of every 10 segments in 10MBit mode.

Strapping Options- KSZ8041TL/FTL

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function
22	PHYAD2	lpd/O	The PHY Address is latched at power-up / reset and is configurable to any value from
21	PHYAD1	lpd/O	1 to 7.
20	PHYAD0	lpu/O	The default PHY Address is 00001.
			PHY Address bits [4:3] are always set to '00'.
27	CONFIG2	Ipd/O	The CONFIG[2:0] strap-in pins are latched at power-up / reset and are defined as
41	CONFIG1	Ipd/O	follows:
40	CONFIG0	Ipd/O	
-		P	CONFIG[2:0] Mode
			000 MII (default)
			001 RMII
			010 SMII
			011 Reserved – not used
			100 MII 100Mbps Preamble Restore
			101 RMII back-to-back
			110 MII back-to-back
			111 Reserved – not used
29	ISO	lpd/O	ISOLATE mode
			Pull-up = Enable
			Pull-down (default) = Disable
			During power-up / reset, this pin value is latched into register 0h bit 10.
43	SPEED	lpu/O	SPEED mode
(KSZ8041TL)			Pull-up (default) = 100Mbps
			Pull-down = 10Mbps
			During power-up / reset, this pin value is latched into register 0h bit 13 as the Speed Select, and also is latched into register 4h (Auto-Negotiation Advertisement) as the Speed capability support.
43	SPEED /	lpu/O	If copper mode (FXEN=0), pin strap-in is SPEED mode.
(KSZ8041FTL)			Pull-up (default) = 100Mbps
			Pull-down = 10Mbps
			During power-up / reset, this pin value is latched into register 0h bit 13 as the Speed Select, and also is latched into register 4h (Auto-Negotiation Advertisement) as the Speed capability support.
	no FEF		If fiber mode (FXEN=1), pin strap-in is no FEF.
			Pull-up (default) = Enable Far-End Fault
			Pull-down = Disable Far-End Fault
			This pin value is latched during power-up / reset.

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function
23	DUPLEX	lpu/O	DUPLEX mode
			Pull-up (default) = Half Duplex
			Pull-down = Full Duplex
			During power-up / reset, this pin value is latched into register 0h bit 8 as the Duplex Mode.
42	NWAYEN	lpu/O	Nway Auto-Negotiation Enable
(KSZ8041TL)			Pull-up (default) = Enable Auto-Negotiation
			Pull-down = Disable Auto-Negotiation
			During power-up / reset, this pin value is latched into register 0h bit 12.
42	NWAYEN	lpu/O	If copper mode (FXEN=0), pin strap-in is Nway Auto-Negotiation Enable.
(KSZ8041FTL)			Pull-up (default) = Enable Auto-Negotiation
			Pull-down = Disable Auto-Negotiation
			During power-up / reset, this pin value is latched into register 0h bit 12.
			If fiber mode (FXEN=1), this pin configuration is always strapped to disable Auto- Negotiation.

Note:

1. lpu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise.

Ipd/O = Input with internal pull-down (40K +/-30%) during power-up/reset; output pin otherwise.

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may drive high during power-up or reset, and consequently cause the PHY strap-in pins on the MII/RMII/SMII signals to be latched high. In this case, it is recommended to add 1K pull-downs on these PHY strap-in pins to ensure the PHY does not strap-in to ISOLATE mode, or is not configured with an incorrect PHY Address.

Pin Configuration – KSZ8041MLL



48-Pin LQFP

Pin Description- KSZ8041MLL

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function				
1	GND	Gnd	Ground				
2	GND	Gnd	Ground				
3	GND	Gnd	Ground				
4	VDDA_1.8	Р	1.8V analog V _{DD})			
5	VDDA_1.8	Р	1.8V analog V _{DD})			
6	V1.8_OUT	Р	1.8V output volta	age from chip			
7	VDDA_3.3	Р	3.3V analog V _{DD})			
8	VDDA_3.3	Р	3.3V analog V _{DD}	3.3V analog V _{DD}			
9	RX-	I/O	Physical receive	or transmit signal (- differential)			
10	RX+	I/O	Physical receive	or transmit signal (+ differential)			
11	TX-	I/O	Physical transmi	it or receive signal (- differential)			
12	TX+	I/O	Physical transmi	it or receive signal (+ differential)			
13	GND	Gnd	Ground				
14	ХО	0	Crystal feedback	K			
			This pin is used	only when a 25 MHz crystal is used.			
			This pin is a no	connect if oscillator or external clock source is used.			
15	XI	I	Crystal / Oscillator / External Clock Input				
			25MHz +/-50ppm				
16	REXT	I/O	Set physical transmit output current				
				$K\Omega$ resistor in parallel with a 100pF capacitor to ground on this 41MLL reference schematic.			
17	GND	Gnd	Ground				
18	MDIO	I/O	Management Int	terface (MII) Data I/O			
			This pin requires	s an external 4.7KΩpull-up resistor.			
19	MDC	I	Management Int	Management Interface (MII) Clock Input			
			This pin is synchronous to the MDIO data interface.				
20	RXD3 /	lpu/O	MII Mode:	Receive Data Output[3] ⁽²⁾ /			
	PHYAD0		Config. Mode:	The pull-up/pull-down value is latched as PHYADDR[0] during power-up / reset. See "Strapping Options" section for details.			
21	RXD2 /	lpd/O	MII Mode:	Receive Data Output[2] ⁽²⁾ /			
	PHYAD1		Config. Mode:	The pull-up/pull-down value is latched as PHYADDR[1] during power-up / reset. See "Strapping Options" section for details.			
22	RXD1 /	Ipd/O	MII Mode:	Receive Data Output[1] ⁽²⁾ /			
	PHYAD2		Config. Mode:	The pull-up/pull-down value is latched as PHYADDR[2] during power-up / reset. See "Strapping Options" section for details.			
23	RXD0 /	lpu/O	MII Mode:	Receive Data Output[0] ⁽²⁾ /			
	DUPLEX		Config Mode:	Latched as DUPLEX (register 0h, bit 8) during power-up / reset. See "Strapping Options" section for details.			
24	GND	Gnd	Ground				
25	VDDIO_3.3	Р	3.3V digital V _{DD}				
26	VDDIO 3.3	Р	3.3V digital V _{DD}				

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function					
27	RXDV /	lpd/O	MII Mode:	Receive Data Vali	id Output /			
	CONFIG2		Config. Mode:	The pull-up/pull-de power-up / reset.	own value is latched as CONFIG2 during See "Strapping Options" section for details.			
28	RXC	0	MII Receive Clo	ck Output				
29	RXER /	lpd/O	MII Mode:	MII Mode: Receive Error Output /				
	ISO		Config. Mode:		own value is latched as ISOLATE during See "Strapping Options" section for details.			
30	GND	Gnd	Ground					
31	VDD_1.8	Р	1.8V digital V _{DD}					
32	INTRP	Opu	Interrupt Output: Programmable Interrupt Output Register 1Bh is the Interrupt Control/Status Register for programming the interrupt conditions and reading the interrupt status. Register 1Fh bit 9 sets the interrupt output to active low (default) or active high.					
33	TXC	I/O	MII Transmit Clo	ock Output				
34	TXEN	Ι	MII Transmit Ena	able Input				
35	TXD0	Ι	MII Transmit Da	ta Input[0] ⁽³⁾				
36	TXD1	I	MII Transmit Da	ta Input[1] ⁽³⁾				
37	GND	Gnd	Ground					
38	TXD2	I	MII Transmit Da	MII Transmit Data Input[2] ⁽³⁾ /				
39	TXD3	I	MII Transmit Data Input[3] ⁽³⁾ /					
40	COL /	Ipd/O	MII Mode: Collision Detect Output /					
	CONFIG0		Config. Mode:	The pull-up/pull-down value is latched as CONFIG0 during power-up / reset. See "Strapping Options" section for details.				
41	CRS /	Ipd/O	MII Mode:	Carrier Sense Out	tput /			
	CONFIG1		Config. Mode:	The pull-up/pull-down value is latched as CONFIG1 during power-up / reset. See "Strapping Options" section for details.				
42	LED0 /	lpu/O	LED Output:	Programmable LED0 Output /				
	NWAYEN		Config. Mode:	Latched as Auto-Negotiation Enable (register 0h, bit 12) during power-up / reset. See "Strapping Options" section for details.				
			The LED0 pin is follows.	The LED0 pin is programmable via register 1Eh bits [15:14], and is defined as				
			LED mode =	[00]				
			Link/Activity	Pin State	LED Definition			
			No Link	Н	OFF			
			Link	L	ON			
			Activity	Toggle	Blinking			
			LED mode =	[01]				
			Link	Pin State	LED Definition			
			No Link	Н	OFF			
			Link	L	ON			
			LED mode = [10] Reserved					
			LED mode = [1 [·]	1] Reserved				

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function					
43	LED1 /	lpu/O	LED Output:	Programmable LE	ED1 Output /			
	SPEED		Config. Mode:	Latched as SPEED (register 0h, bit 13) during power-u reset. See "Strapping Options" section for details.				
			The LED1 pin is follows.	pin is programmable via register 1Eh bits [15:14], and is defined as				
			LED mode = [00]					
			Speed	Pin State	LED Definition			
			10BT	Н	OFF			
			100BT	L	ON			
			LED mode = [01]				
			Activity	Pin State	LED Definition			
			No Activity	Н	OFF			
			Activity	Toggle	Blinking			
			<u>LED mode = [10</u>	l Reserved				
			<u>LED mode = [11</u>] Reserved				
44	NC	-	No connect					
45	NC	-	No connect					
46	NC	-	No connect					
47	RST#	I	Chip Reset (activ	re low)				
48	NC	-	No connect					

Notes:

1. P = Power supply.

Gnd = Ground.

I = Input.

O = Output.

I/O = Bi-directional.

lpd = Input with internal pull-down (40K +/-30%).

Ipu = Input with internal pull-up (40K +/-30%).

Opu = Output with internal pull-up (40K +/-30%).

Ipu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise.

Ipd/O = Input with internal pull-down (40K +/-30%) during power-up/reset; output pin otherwise.

2. MII Rx Mode: The RXD[3..0] bits are synchronous with RXCLK. When RXDV is asserted, RXD[3..0] presents valid data to MAC through the MII. RXD[3..0] is invalid when RXDV is de-asserted.

3. MII Tx Mode: The TXD[3..0] bits are synchronous with TXCLK. When TXEN is asserted, TXD[3..0] presents valid data from the MAC through the MII. TXD[3..0] has no effect when TXEN is de-asserted.

Strapping Options – KSZ8041MLL

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function				
22	PHYAD2	Ipd/O	The PHY Address is latched at power-up / reset and is configurable to any value from				
21	PHYAD1	Ipd/O	1 to 7.				
20	PHYAD0	lpu/O	The default PHY Address is 00001.				
			PHY Address bits [4:3] are always set to '00'.				
27	CONFIG2	Ipd/O		trap-in pins are latched at power-up / reset and are defined as			
41	CONFIG1	lpd/O	follows:				
40	CONFIG0	lpd/O					
40	0011100	ipu/O	CONFIG[2:0]	Mode			
			000	MII (default)			
			001	Reserved – not used			
			010	Reserved – not used			
			011	Reserved – not used			
			100	MII 100Mbps Preamble Restore			
			101	Reserved – not used			
			110	MII back-to-back			
			111	Reserved – not used			
29	ISO	lpd/O	ISOLATE mode				
			Pull-up = E	Enable			
			Pull-down	(default) = Disable			
			During power-up / r	eset, this pin value is latched into register 0h bit 10.			
43	SPEED	lpu/O	SPEED mode				
			Pull-up (de	efault) = 100Mbps			
			Pull-down	= 10Mbps			
			During power-up / r Select, and also is I Speed capability su	eset, this pin value is latched into register 0h bit 13 as the Speed atched into register 4h (Auto-Negotiation Advertisement) as the pport.			
23	DUPLEX	lpu/O	DUPLEX mode				
			Pull-up (de	efault) = Half Duplex			
			Pull-down	= Full Duplex			
			During power-up / r Mode.	eset, this pin value is latched into register 0h bit 8 as the Duplex			
42	NWAYEN	lpu/O	Nway Auto-Negotia	tion Enable			
			Pull-up (default) = Enable Auto-Negotiation				
			Pull-down = Disable Auto-Negotiation				
			During power-up / reset, this pin value is latched into register 0h bit 12.				

Note:

1. lpu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise.

Ipd/O = Input with internal pull-down (40K +/-30%) during power-up/reset; output pin otherwise.

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may drive high during power-up or reset, and consequently cause the PHY strap-in pins on the MII signals to be latched high. In this case, it is recommended to add 1K pull-downs on these PHY strap-in pins to ensure the PHY does not strap-in to ISOLATE mode, or is not configured with an incorrect PHY Address.

Functional Description

The KSZ8041TL is a single 3.3V supply Fast Ethernet transceiver. It is fully compliant with the IEEE 802.3u specification.

On the media side, the KSZ8041TL supports 10Base-T and 100Base-TX with HP auto MDI/MDI-X for reliable detection of and correction for straight-through and crossover cables.

The KSZ8041TL offers a choice of MII, RMII, or SMII data interface connection to a MAC processor. The MII management bus option gives the MAC processor complete access to the KSZ8041TL control and status registers. Additionally, an interrupt pin eliminates the need for the processor to poll for PHY status change.

Physical signal transmission and reception are enhanced through the use of patented analog circuitries that make the design more efficient and allow for lower power consumption and smaller chip die size.

The KSZ8041FTL has all the identical rich features of the KSZ8041TL plus 100Base-FX fiber support.

The KSZ8041MLL is the basic 10Base-T/100Base-TX copper version with MII support.

100Base-TX Transmit

The 100Base-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output.

The output current is set by an external 6.49 K Ω 1% resistor for the 1:1 transformer ratio. It has typical rise/fall times of 4 ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot and timing jitter. The wave-shaped 10Base-T output drivers are also incorporated into the 100Base-TX drivers.

100Base-TX Receive

The 100Base-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer must adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based upon comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the MII format and provided as the input data to the MAC.

PLL Clock Synthesizer

The KSZ8041TL/FTL/MLL generates 125MHz, 25MHz and 20MHz clocks for system timing. In MII mode, internal clocks are generated from an external 25MHz crystal or oscillator. For the KSZ8041TL/FTL, in RMII and SMII modes, these internal clocks are generated from external 50MHz and 125MHz oscillators or system clocks, respectively.

Scrambler/De-scrambler (100Base-TX only)

The purpose of the scrambler is to spread the power spectrum of the signal in order to reduce EMI and baseline wander.

10Base-T Transmit

The 10Base-T drivers are incorporated with the 100Base-TX drivers to allow for transmission using the same magnetic. The drivers also perform internal wave-shaping and pre-emphasize, and output 10Base-T signals with a typical amplitude of 2.5V peak. The 10Base-T signals have harmonic contents that are at least 27dB below the fundamental frequency when driven by an all-ones Manchester-encoded signal.

10Base-T Receive

On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a PLL performs the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400mV or with short pulse widths to prevent noise at the RX+ and RX- inputs from falsely trigger the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ8041TL/FTL/MLL decodes a data frame. The receive clock is kept active during idle periods in between data reception.

SQE and Jabber Function (10Base-T only)

In 10Base-T operation, a short pulse is put out on the COL pin after each frame is transmitted. This SQE Test is required as a test of the 10Base-T transmit/receive path. If transmit enable (TXEN) is high for more than 20ms (jabbering), the 10Base-T transmitter is disabled and COL is asserted high. If TXEN is then driven low for more than 250ms, the 10Base-T transmitter is re-enabled and COL is de-asserted (returns to low).

Auto-Negotiation

The KSZ8041TL/FTL/MLL conforms to the auto-negotiation protocol, defined in Clause 28 of the IEEE 802.3u specification. Auto-negotiation is enabled by either hardware pin strapping (pin 42) or software (register 0h bit 12).

Auto-negotiation allows unshielded twisted pair (UTP) link partners to select the highest common mode of operation. Link partners advertise their capabilities to each other, and then compare their own capabilities with those they received from their link partners. The highest speed and duplex setting that is common to the two link partners is selected as the mode of operation.

The following list shows the speed and duplex operation mode from highest to lowest.

- Priority 1: 100Base-TX, full-duplex
- Priority 2: 100Base-TX, half-duplex
- Priority 3: 10Base-T, full-duplex
- Priority 4: 10Base-T, half-duplex

If auto-negotiation is not supported or the KSZ8041TL/FTL/MLL link partner is forced to bypass auto-negotiation, the KSZ8041TL/FTL/MLL sets its operating mode by observing the signal at its receiver. This is known as parallel detection, and allows the KSZ8041TL/FTL/MLL to establish link by listening for a fixed signal protocol in the absence of auto-negotiation advertisement protocol.

The auto-negotiation link up process is shown in the following flow chart.



Figure 1. Auto-Negotiation Flow Chart

MII Management (MIIM) Interface

The KSZ8041TL/FTL/MLL supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input / Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the KSZ8041TL/FTL/MLL. An external device with MIIM capability is used to read the PHY status and/or configure the PHY settings. Further details on the MIIM interface can be found in Clause 22.2.4 of the IEEE 802.3 Specification.

The MIIM interface consists of the following:

- A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
- A specific protocol that operates across the aforementioned physical connection that allows a external controller to communicate with one or more PHY devices. Each KSZ8041TL/FTL/MLL device is assigned a unique PHY address between 1 and 7 by its PHYAD[2:0] strapping pins. Also, every KSZ8041TL/FTL/MLL device supports the broadcast PHY address 0, as defined per the IEEE 802.3 Specification, which can be used to read/write to a single KSZ8041TL/FTL/MLL device, or write to multiple KSZ8041TL/FTL/MLL devices simultaneously.
- A set of 16-bit MDIO registers. Register [0:6] are required, and their functions are defined per the IEEE 802.3 Specification. The additional registers are provided for expanded functionality.

The following table shows the MII Management frame format for the KSZ8041TL/FTL/MLL.

	Preamble	Start of Frame	Read/Write OP Code	PHY Address Bits [4:0]	REG Address Bits [4:0]	ТА	Data Bits [15:0]	ldle
Read	32 1's	01	10	00AAA	RRRRR	Z0	DDDDDDDD_DDDDDDD	Z
Write	32 1's	01	01	00AAA	RRRRR	10	DDDDDDDD_DDDDDDD	Z

Table 1. Mll Management Frame Format

Interrupt (INTRP)

INTRP (pin 32) is an optional interrupt signal that is used to inform the external controller that there has been a status update to the KSZ8041TL/FTL/MLL PHY register. Bits[15:8] of register 1Bh are the interrupt control bits, and are used to enable and disable the conditions for asserting the INTRP signal. Bits[7:0] of register 1Bh are the interrupt status bits, and are used to indicate which interrupt conditions have occurred. The interrupt status bits are cleared after reading register 1Bh.

Bit 9 of register 1Fh sets the interrupt level to active high or active low.

MII Data Interface

The Media Independent Interface (MII) is specified in Clause 22 of the IEEE 802.3 Specification. It provides a common interface between physical layer and MAC layer devices, and has the following key characteristics:

- Supports 10Mbps and 100Mbps data rates.
- Uses a 25MHz reference clock, sourced by the PHY.
- Provides independent 4-bit wide (nibble) transmit and receive data paths.
- Contains two distinct groups of signals: one for transmission and the other for reception.

By default, the KSZ8041TL/FTL/MLL is configured to MII mode after it is power-up or reset with the following:

- A 25MHz crystal connected to XI, XO (pins 15, 14), or an external 25MHz clock source (oscillator) connected to XI.
- CONFIGURATION[2:0] (pins 27, 41, 40) set to '000' (default setting).