

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## STH130N8F7-2

## N-channel 80 V, 4.2 mΩ typ., 110 A STripFET™ F7 Power MOSFET in an H²PAK-2 package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R DS(on)max.	ΙD	Р тот
STH130N8F7-2	80 V	5.0 mΩ	110 A	205 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

• Switching applications

### **Description**

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packaging
STH130N8F7-2	130N8F7	H²PAK-2	Tape and reel

Contents STH130N8F7-2

## Contents

1	Electrical ratings3					
2		cal characteristics				
	2.1	Electrical characteristics (curves)	6			
3	Test cir	cuits	8			
4	Packag	e information	9			
	4.1	H <sup>2</sup> PAK-2 package information	10			
	4.2	H <sup>2</sup> PAK-2 packing information	12			
5	Revisio	n history	14			

STH130N8F7-2 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source voltage	80	V	
$V_{GS}$	Gate-source voltage	±20	V	
ID	Drain current (continuous) at T c= 25 °C	110	Α	
ID	Drain current (continuous) at T c= 100 °C	100	Α	
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	440	Α	
Ртот	Total dissipation at T c= 25 °C 205			
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	320	mJ	
Tj	Operating junction temperature range			
T <sub>stg</sub>	Storage temperature range	-55 to 175 °C		

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.73	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	35	°C/W

### Notes:

<sup>&</sup>lt;sup>(1)</sup>Pulse width is limited by safe operating area

 $<sup>^{(2)}</sup>Starting~T_j$  =25 °C,  $I_D$  = 55 A,  $V_{DD}$  = 40 V

 $<sup>^{(1)}</sup>$ When mounted on FR-4 board of 1inch<sup>2</sup>, 2 oz Cu

Electrical characteristics STH130N8F7-2

## 2 Electrical characteristics

(T CASE= 25 °C unless otherwise specified)

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	80			V
	Zoro goto voltago drain	$V_{GS}$ = 0 V, $V_{DS}$ = 80 V			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS}= 0 \text{ V}, V_{DS}= 80 \text{ V}, \\ T_{J}=125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}=V_{GS},\ I_{D}=250\ \mu A$	2.5		4.5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 55 A		4.2	5.0	mΩ

### Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	4500	1	pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz},$	-	1100	1	pF
Crss	Reverse transfer capacitance	V <sub>GS</sub> = 0 V	-	110	-	pF
Qg	Total gate charge	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 110 A,	-	60	-	nC
Qgs	Gate-source charge	$V_{GS} = 0$ to 10 V	-	25	1	nC
$Q_{gd}$	Gate-drain charge	Figure 14: "Test circuit for gate charge behavior"	-	15	ı	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 40 V, $I_{D}$ = 55 A, $R_{G}$ = 4.7	ı	140	1	ns
tr	Rise time	$\Omega$ , V <sub>GS</sub> = 10 V	ı	210	1	ns
$t_{d(off)}$	Turn-off-delay time	Figure 13: "Test circuit for resistive load switching	1	190	-	ns
tf	Fall time	times" and Figure 18: "Switching time waveform"	-	120	-	ns

 $<sup>^{(1)}</sup>$ Defined by design, not subject to production test.

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 110 A, V <sub>GS</sub> = 0 V	-		1.2	٧
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 110 A, di/dt = 100 A/μs,	-	45		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 80 V, T <sub>j</sub> = 150 °C Figure 15: "Test circuit for	-	54		nC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times"	-	2.5		Α

### Notes:

 $<sup>^{(1)}</sup>$ Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%

## 2.1 Electrical characteristics (curves)




Figure 3: Normalized thermal impedance  $\delta = 0.5$  $\delta = 0.2$  $\delta = 0.1$ 10<sup>-1</sup>  $\delta = 0.02$  $\delta = 0.01$  $Z_{th}=k^*R_{thj-c}$  $\delta=tp/T$ Single pulse 10<sup>-2</sup> 10<sup>-5</sup> 10-4 10<sup>-3</sup> 10<sup>-2</sup> 10<sup>-1</sup>  $\overline{\mathsf{t}_{\mathsf{p}}}$  (s)

Figure 4: Output characteristics

ID GADG070320171252OCH

(A) V<sub>GS</sub> = 10 V

300

V<sub>GS</sub> = 9 V

180


V<sub>GS</sub> = 7 V


120

V<sub>GS</sub> = 6 V

V<sub>GS</sub> = 5 V

0 1 2 3 4 5 V<sub>DS</sub> (V)








Figure 8: Static drain-source on-resistance GIPG100320171244RID  $R_{DS(on)}$   $(m\Omega)$ 4.6  $V_{GS}$  = 10 V4.4 4.2 4.0 3.8 0

20

40

60


80


100

 $\overline{\mathsf{I}}_{\mathsf{D}}\left(\mathsf{A}\right)$ 

Figure 9: Source-drain diode forward characteristics GIPG100320171246SDF 1.1 T<sub>i</sub> = -55 °C 1.0 0.9 T<sub>j</sub> = 25 °C 0.8 0.7 T<sub>i</sub> = 175 °C 0.6 0.5  $\overline{I}_{SD}(A)$ 20 40 60 80 100


Figure 10: Normalized gate threshold voltage vs. temperature V<sub>GS(th)</sub> (norm.) GADG070320171255VTH 1.1  $I_D = 250 \, \mu A$ 0.9 0.8 0.7 0.6 0.5 -75  $\overline{\mathsf{T}}_{\mathsf{j}}\,(^{\circ}\mathsf{C})$ -25 25 75 125 175








Test circuits STH130N8F7-2


## 3 Test circuits











STH130N8F7-2 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 H<sup>2</sup>PAK-2 package information

Figure 19: H<sup>2</sup>PAK-2 package outline





Table 8: H<sup>2</sup>PAK-2 package mechanical data

Di	Tuble of TTT AIX 2 puol	mm	
Dim.	Min.	Тур.	Max.
Α	4.30		4.70
A1	0.03		0.20
С	1.17		1.37
е	4.98		5.18
E	0.50		0.90
F	0.78		0.85
Н	10.00		10.40
H1	7.40		7.80
L	15.30	-	15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.5		1.7
M	2.6		2.9
R	0.20		0.60
V	0°		8°

Figure 20: H<sup>2</sup>PAK-2 recommended footprint



## 4.2 H<sup>2</sup>PAK-2 packing information

Figure 21: Tape outline




Figure 22: Reel outline




Table 9: Tape and reel mechanical data

	Таре			Reel	
Dim.	m	ım	Dim.	m	m
Dilli.	Min.	Max.	Dilli.	Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base q	uantity	1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

Revision history STH130N8F7-2

# 5 Revision history

**Table 10: Document revision history** 

Date	Revision	Changes
10-Dec-2014	1	First release.
13-Mar-2017	2	Datasheet promoted from preliminary data to production data.  Modified features table on cover page.  Modified Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 4: "On/off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source drain diode".  Added Section 2.1: "Electrical characteristics (curves)"  Minor text changes.

### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved