imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

4 GBIT (512M \times 8 BIT) CMOS NAND E²PROM

DESCRIPTION

The TC58BVG2S0HTA00 is a single 3.3V 4Gbit (4,429,185,024 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E²PROM) organized as (4096 + 128) bytes \times 64 pages \times 2048 blocks. The device has a 4224-byte static register which allows program and read data to be transferred between the register and the memory cell array in 4224-bytes increments. The Erase operation is implemented in a single block unit (256 Kbytes + 8 Kbytes: 4224 bytes \times 64 pages).

The TC58BVG2S0HTA00 is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

The TC58BVG2S0HTA00 has ECC logic on the chip and 8bit read errors for each 528Bytes can be corrected internally.

FEATURES

Organization

| | X8 |
|-------------------|-------------------------|
| Memory cell array | 4224 	imes 128K 	imes 8 |
| Register | 4224 × 8 |
| Page size | 4224 bytes |
| Block size | (256K + 8K) bytes |
| | |

- Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy, Multi Page Read, Multi Page Program, Multi Block Erase, ECC Status Read
- Mode control Serial input/output Command control
- Number of valid blocks Min 2008 blocks Max 2048 blocks
- Power supply $V_{CC} = 2.7V$ to 3.6V
- Access time Cell array to register 55 μs typ. (Single Page Read) / 90 μs typ. (Multi Page Read) Read Cycle Time 25 ns min (CL=50pF)
- Program/Erase time Auto Page Program 340 μs/page typ. Auto Block Erase 2.5 ms/block typ.

 Operating current Read (25 ns cycle) 30 mA max Program (avg.) 30 mA max Erase (avg.) 30 mA max Standby 50 μA max

- Package TSOP I 48-P-1220-0.50 (Weight: 0.53 g typ.)
- 8bit ECC for each 528Byte is implemented on the chip.

PIN ASSIGNMENT (TOP VIEW)



PIN NAMES

| I/O1 to I/O8 | I/O port |
|-----------------|----------------------|
| CE | Chip enable |
| WE | Write enable |
| RE | Read enable |
| CLE | Command latch enable |
| ALE | Address latch enable |
| WP | Write protect |
| RY/BY | Ready/Busy |
| V _{CC} | Power supply |
| Vss | Ground |
| NC | No Connection |

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| SYMBOL | RATING | VALUE | UNIT |
|------------------|------------------------------|---|------|
| V _{CC} | Power Supply Voltage | -0.6 to 4.6 | V |
| V _{IN} | Input Voltage | -0.6 to 4.6 | V |
| V _{I/O} | Input /Output Voltage | –0.6 to V _{CC} + 0.3 (\leq 4.6 V) | V |
| PD | Power Dissipation | 0.3 | W |
| TSOLDER | Soldering Temperature (10 s) | 260 | °C |
| TSTG | Storage Temperature | –55 to 150 | °C |
| TOPR | Operating Temperature | 0 to 70 | °C |

<u>CAPACITANCE</u>*(Ta = 25°C, f = 1 MHz)

| SYMBOL | PARAMETER | CONDITION | MIN | MAX | UNIT |
|--------|-----------|-----------------|-----|-----|------|
| CIN | Input | $V_{IN} = 0 V$ | _ | 10 | pF |
| Cout | Output | $V_{OUT} = 0 V$ | _ | 10 | pF |

* This parameter is periodically sampled and is not tested for every device.

VALID BLOCKS

| SYMBOL | PARAMETER | MIN | TYP. | MAX | UNIT |
|--------|------------------------|------|------|------|--------|
| Nvb | Number of Valid Blocks | 2008 | _ | 2048 | Blocks |

NOTE: The device occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document. The first block (Block 0) is guaranteed to be a valid block at the time of shipment.

The specification for the minimum number of valid blocks is applicable over lifetime.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN | TYP. | MAX | UNIT |
|--------|--------------------------|-----------------------|------|-----------------------|------|
| Vcc | Power Supply Voltage | 2.7 | _ | 3.6 | v |
| VIH | High Level Input Voltage | V _{CC} x 0.8 | _ | V _{CC} + 0.3 | V |
| VIL | Low Level Input Voltage | -0.3* | | V _{CC} x 0.2 | V |

* -2 V (pulse width lower than 20 ns)

DC CHARACTERISTICS (Ta = 0 to 70°C, V_{CC} = 2.7 to 3.6V)

| SYMBOL | PARAMETER | CONDITION | MIN | TYP. | MAX | UNIT |
|---|-----------------------------|---|-----------------------|------|-----|------|
| IIL | Input Leakage Current | $V_{IN} = 0 V$ to V_{CC} | | _ | ±10 | μA |
| ILO | Output Leakage Current | VOUT = 0 V to VCC | _ | _ | ±10 | μA |
| ICCO1 | Serial Read Current | \overline{CE} = VIL, IOUT = 0 mA, t _{RC} = 25 ns | _ | | 30 | mA |
| ICCO2 | Programming Current | _ | _ | | 30 | mA |
| ICCO3 | Erasing Current | _ | _ | | 30 | mA |
| ICCS | Standby Current | $\overline{CE} = V_{CC} - 0.2 \text{ V}, \overline{WP} = 0 \text{ V/V}_{CC}$ | _ | | 50 | μA |
| Voн | High Level Output Voltage | I _{OH} = -0.1 mA | V _{CC} – 0.2 | | _ | V |
| V _{OL} | Low Level Output Voltage | I _{OL} = 0.1 mA | | | 0.2 | V |
| l _{OL} (RY/ BY) | Output Current of RY/BY pin | V _{OL} = 0.2 V | _ | 4 | _ | mA |

<u>AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS</u> (Ta = 0 to 70°C, V_{CC} = 2.7 to 3.6V)

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
|-------------------|--|-----|------------|------|
| tCLS | CLE Setup Time | 12 | | ns |
| t _{CLH} | CLE Hold Time | 5 | — | ns |
| tcs | CE Setup Time | 20 | _ | ns |
| tсн | CE Hold Time | 5 | _ | ns |
| twp | Write Pulse Width | 12 | _ | ns |
| tals | ALE Setup Time | 12 | — | ns |
| talh | ALE Hold Time | 5 | — | ns |
| t _{DS} | Data Setup Time | 12 | _ | ns |
| t _{DH} | Data Hold Time | 5 | — | ns |
| twc | Write Cycle Time | 25 | — | ns |
| twн | WE High Hold Time | 10 | _ | ns |
| tww | WP High to WE Low | 100 | — | ns |
| t _{RR} | Ready to RE Falling Edge | 20 | _ | ns |
| t _{RW} | Ready to WE Falling Edge | 20 | _ | ns |
| tRP | Read Pulse Width | 12 | _ | ns |
| tRC | Read Cycle Time | 25 | — | ns |
| t _{REA} | RE Access Time | _ | 20 | ns |
| tCEA | CE Access Time | _ | 25 | ns |
| tCLR | CLE Low to RE Low | 10 | — | ns |
| t _{AR} | ALE Low to RE Low | 10 | — | ns |
| t _{RHOH} | RE High to Output Hold Time | 25 | — | ns |
| t RLOH | RE Low to Output Hold Time | 5 | — | ns |
| t _{RHZ} | RE High to Output High Impedance | _ | 60 | ns |
| tснz | CE High to Output High Impedance | — | 20 | ns |
| tCSD | CE High to ALE or CLE Don't Care | 0 | — | ns |
| t _{REH} | RE High Hold Time | 10 | — | ns |
| tıR | Output-High-Impedance-to- RE Falling Edge | 0 | _ | ns |
| t _{RHW} | RE High to WE Low | 30 | _ | ns |
| twнc | WE High to CE Low | 30 | _ | ns |
| twhr | WE High to RE Low | 60 | _ | ns |
| t _{WB} | WE High to Busy | _ | 100 | ns |
| tRST | Device Reset Time (Ready/Read/Program/Erase) | _ | 5/5/10/500 | μS |

*1: tCLS and tALS can not be shorter than tWP.

*2: tCS should be longer than tWP + 8ns.

AC TEST CONDITIONS

| PARAMETER | CONDITION | | |
|--------------------------------|-------------------------------|--|--|
| PARAMETER | V _{CC} : 2.7 to 3.6V | | |
| Input level | V _{CC} -0.2V, 0.2V | | |
| Input pulse rise and fall time | 3 ns | | |
| Input comparison level | V _{CC} / 2 | | |
| Output data comparison level | V _{CC} / 2 | | |
| Output load | CL (50 pF) + 1 TTL | | |

Note: Busy to ready time depends on the pull-up resistor tied to the RY/BY pin. (Refer to Application Note (9) toward the end of this document)

PROGRAMMING / ERASING / READING CHARACTERISTICS (Ta = 0 to 70°C, V_{CC} = 2.7 to 3.6V)

| SYMBOL | PARAMETER | MIN | TYP. | MAX | UNIT | NOTES |
|-----------------|---|-----|------|-----|------|-------|
| 4 | Average Programming Time (Single Page) | _ | 340 | 700 | μS | |
| tprog | Average Programming Time (Multi Page) | _ | 370 | 700 | μS | |
| tDCBSYW1 | Busy Time in Multi Page Program(following 11h) | _ | 0.5 | 1 | μS | |
| Ν | Number of Partial Program Cycles in the Same Page | _ | — | 4 | | (1) |
| t BERASE | Block Erasing Time | _ | 2.5 | 5 | ms | |
| +_ | Memory Cell Array to Starting Address (Single Page) | | 55 | 220 | | |
| t _R | Memory Cell Array to Starting Address (Multi Page) | | 90 | 420 | μS | |

(1) Refer to Application Note (12) toward the end of this document.

Data Output

When tREH is long, output buffers are disabled by /RE=High, and the hold time of data output depend on tRHOH (25ns MIN). On this condition, waveforms look like normal serial read mode.

When tREH is short, output buffers are not disabled by /RE=High, and the hold time of data output depend on tRLOH (5ns MIN). On this condition, output buffers are disabled by the rising edge of CLE, ALE, /CE or falling edge of /WE, and waveforms look like Extended Data Output Mode.

TIMING DIAGRAMS

Latch Timing Diagram for Command/Address/Data



Command Input Cycle Timing Diagram



: VIH or VIL

Address Input Cycle Timing Diagram



: VIH or VIL

Data Input Cycle Timing Diagram



Serial Read Cycle Timing Diagram



Status Read Cycle Timing Diagram



*: 70h/71h represents the hexadecimal number

: VIH or VIL

ECC Status Read Cycle Timing Diagram



*: ECC Status output should be read for all 8 sector information.

**: 7Ah command can be input to the device from [after RY/BY returns to High] to [before Dout or Next command input].

Read Cycle Timing Diagram



Read Cycle Timing Diagram: When Interrupted by CE



TC58BVG2S0HTA00

Column Address Change in Read Cycle Timing Diagram (1/2)



Continues to 1 of next page

Column Address Change in Read Cycle Timing Diagram (2/2)



Data Output Timing Diagram



Auto-Program Operation Timing Diagram





*) M: up to 4223

Multi-Page Program Operation Timing Diagram (1/2)



Continues to 1 of next page

Multi-Page Program Operation Timing Diagram (2/2)



Continues from 1 of previous page



Auto Block Erase Timing Diagram





Multi Block Erase Timing Diagram





CLE A CE twc WE mtwB **t**PROG twв (1)ALE tR 20 RE Col Row Row Row Col Col Row Row Row Col (35h (70h)(I/O)(00h) I/Ox Data1 DataN Data1 DataN 10h 85h 00h Add1 Add2 Add1 Add2 Add3 Add1 Add2 Add1 ÅAdd2 Add3 Status Read command Column Address Row Address Column Address Row Address RY/BY <u>∖</u>, ╘╌ऽ⊱

Copy Back Program Data Input Command

Busy

I/O1=0 Successful Read I/O1=1 Error in Read

twhr

70h

I/O1=0 Successful Program I/O1=1 Error in Program

Busy

1/O

ID Read Operation Timing Diagram



PIN FUNCTIONS

The device is a serial access memory which utilizes time-sharing input of address information.

Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the \overline{WE} signal while CLE is High.

Address Latch Enable: ALE

The ALE signal is used to control loading address information into the internal address register. Address information is latched into the address register from the I/O port on the rising edge of \overline{WE} while ALE is High.

Chip Enable: CE

The device goes into a low-power Standby mode when \overline{CE} goes High during the device is in Ready state. The \overline{CE} signal is ignored when device is in Busy state ($RY / \overline{BY} = L$), such as during a Program, Erase or Read operation, and will not enter Standby mode even if the \overline{CE} input goes High.

Write Enable: WE

The \overline{WE} signal is used to control the acquisition of data from the I/O port.

Read Enable: RE

The $\overline{\text{RE}}$ signal controls serial data output. Data is available t_{REA} after the falling edge of $\overline{\text{RE}}$. The internal column address counter is also incremented (Address = Address + 1) on this falling edge.

I/O Port: I/O1 to 8

The I/O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

Write Protect: WP

The \overline{WP} signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when \overline{WP} is Low. This signal is usually used for protecting the data during the power-on/off sequence when input signals are invalid.

Ready/Busy: RY/BY

The RY/\overline{BY} output signal is used to indicate the operating condition of the device. The RY/\overline{BY} signal is in Busy state (RY/\overline{BY} = L) during the Program, Erase and Read operations and will return to Ready state (RY/\overline{BY} = H) after completion of the operation. The output buffer for this signal is an open drain and has to be pulled-up to V_{CC} with an appropriate resistor.

Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.



A page consists of 4224 bytes in which 4096 bytes are used for main memory storage and 128 bytes are for redundancy or for other uses.

1 page = 4224 bytes

1 block = 4224 bytes \times 64 pages = (256K + 8K) bytes Capacity = 4224 bytes \times 64 pages \times 2048 blocks

An address is read in via the I/O port over five consecutive clock cycles, as shown in Table 1.

Table 1. Addressing

| | I/O8 | I/07 | I/O6 | I/O5 | I/O4 | I/O3 | I/O2 | I/O1 |
|--------------|------|------|------|------|------|------|------|------|
| First cycle | CA7 | CA6 | CA5 | CA4 | CA3 | CA2 | CA1 | CA0 |
| Second cycle | L | L | L | CA12 | CA11 | CA10 | CA9 | CA8 |
| Third cycle | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Fourth cycle | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 |
| Fifth cycle | L | L | L | L | L | L | L | PA16 |

CA0 to CA12: Column address PA0 to PA5: Page address in block PA6 to PA16: Block address

Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE, $\overline{\text{CE}}$, $\overline{\text{WE}}$, $\overline{\text{RE}}$ and $\overline{\text{WP}}$ signals, as shown in Table 2.

| Table | 2. | Logic | Table |
|-------|----|-------|-------|
| | | | |

| | CLE | ALE | CE | WE | RE | WP ^{*1} | |
|------------------------|-----|-----|----|--------|--------|------------------|--|
| Command Input | Н | L | L | | Н | * | |
| Data Input | L | L | L | | Н | Н | |
| Address Input | L | Н | L | | Н | * | |
| Serial Data Output | L | L | L | н үшг | | * | |
| During Program (Busy) | * | * | * | * | * | Н | |
| During Erase (Busy) | * | * | * | * | * | Н | |
| During Read (Busy) | * | * | н | * | * | * | |
| | * | * | L | H (*2) | H (*2) | * | |
| Program, Erase Inhibit | * | * | * | * | * | L | |
| Standby | * | * | Н | * | * | 0 V/Vcc | |

H: VIH, L: VIL, *: VIH or VIL

*1: Refer to Application Note (10) toward the end of this document regarding the WP signal when Program or Erase Inhibit.

*2: If \overline{CE} is low during read busy, \overline{WE} and \overline{RE} must be held High to avoid unintended command/address input to the device or read to device. Reset or Status Read command can be input during Read Busy.

Table 3. Command table (HEX)

| | First Set | Second Set | Acceptable while Busy |
|---|-----------|------------|-----------------------|
| Serial Data Input | 80 | _ | |
| Read | 00 | 30 | |
| Column Address Change in Serial Data Output | 05 | E0 | |
| Auto Page Program | 80 | 10 | |
| Column Address Change in Serial Data Input | 85 | | |
| Multi Daga Dragram | 80 | 11 | |
| Multi Page Program | 81 | 10 | |
| Read for Copy-Back | 00 | 35 | |
| Copy-Back Program | 85 | 10 | |
| Auto Block Erase | 60 | D0 | |
| ID Read | 90 | — | |
| Status Read | 70 | _ | 0 |
| Status Read for Multi-Page Program or Multi Block Erase | 71 | — | 0 |
| ECC Status Read | 7A | _ | |
| Reset | FF | — | 0 |

HEX data bit assignment





| | CLE | ALE | CE | WE | RE | I/O1 to I/O8 | Power | |
|-----------------|-----|-----|----|----|----|----------------|--------|--|
| Output select | L | L | L | Н | L | Data output | Active | |
| Output Deselect | L | L | L | Н | Н | High impedance | Active | |

Table 4. Read mode operation states

H: VIH, L: VIL