imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT

SSTE32882HLB

DATASHEET

Description

This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.35V and 1.5V VDD operation.

All inputs are 1.35V and 1.5V CMOS compatible, except the reset ($\overline{\text{RESET}}$) and MIRROR inputs which are LVCMOS. All outputs are 1.35V and 1.5V CMOS edge-controlled drivers optimized to drive single terminated 25 Ω to 50 Ω traces in DDR3 RDIMM applications, except the open-drain error ($\overline{\text{ERROUT}}$) output. The clock outputs (Yn and Yn) and control net outputs QnCKEn, QnCSn and QnODTn are designed with a different strength and skew to compensate for different loading and equalize signal travel speed.

The SSTE32882HLB has two basic modes of operation associated with the Quad Chip Select Enable ($\overline{\text{QCSEN}}$) input. When the $\overline{\text{QCSEN}}$ input pin is open (or pulled high), the component has two chip select inputs, $\overline{\text{DCS0}}$ and $\overline{\text{DCS1}}$, and two copies of each chip select output, $\overline{\text{QACS0}}$, $\overline{\text{QACS1}}$, $\overline{\text{QBCS0}}$ and $\overline{\text{QBCS1}}$. This is the "QuadCS disabled" mode. When the $\overline{\text{QCSEN}}$ input pin is pulled low, the component has four chip select inputs $\overline{\text{DCS[3:0]}}$, and four chip select outputs, $\overline{\text{QCS[3:0]}}$. This is the "QuadCS enabled" mode. Through the remainder of this specification, $\overline{\text{DCS[n:0]}}$ will indicate all of the chip select inputs, where n=1 for QuadCS disabled, and n=3 for QuadCS enabled. $\overline{\text{QxCS[n:0]}}$ will indicate all of the chip select outputs.

The SSTE32882HLB includes a high-performance, low-jitter, low-skew buffer that distributes a differential clock input (CK and \overline{CK}) to four differential pairs of clock outputs (Yn and \overline{Yn}), and to one differential pair of feedback clock outputs (FBOUT and FBOUT). The clock outputs are controlled by the input clocks (CK and \overline{CK}), the feedback clocks (FBIN and FBIN), and the analog power inputs (AVDD and AVSS). When AVDD is grounded, the PLL is turned off and bypassed for test purposes.

The SSTE32882HLB operates from a differential clock (CK and \overline{CK}). Data are registered at the crossing of CK going high, and \overline{CK} going low. The data is either driven to the corresponding device outputs if exactly one of the $\overline{DCS[n:0]}$ input signals is driven low.

Based on the control register settings, the device can change its output characterisitics to match different DIMM net topologies. The timing can be changed to compensate for different flight time of signals within the target application. By disabling unused outputs the power consumption is reduced.

The SSTE32882HLB accepts a parity bit from the memory controller on the parity (PAR_IN) input, compares it with the data received on the DIMM-independent data inputs (DAn, DBAn, DRAS, DCAS, and DWE), and indicates whether a parity error

has occurred on the open-drain ERROUT pin (active low). The convention is even parity; i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs combined with the parity input bit. To calculate parity, all DIMM-independent D-inputs must be tied to a known logic state.

The DIMM-dependent signals (DCKEn, DODTn, and \overline{DCSn}) are not included in the parity check computation.

To ensure defined outputs from the register before a stable clock has been supplied, $\overline{\text{RESET}}$ must be held in the low state during power-up.

The SSTE32882HLB is available in a 176-ball BGA with 0.65mm ball pitch in a 11 x 20 grid. It is also available in a 176-ball Thin-Profile Fine-Pitch BGA with 0.65mm ball pitch in an 8x22 grid. The device pinout supports outputs on the outer two left and right columns to support easy DIMM signal routing. Corresponding inputs are placed in a-way that two devices can be placed back-to-back for four Rank modules while the data inputs share the same vias. Each input and output is located close to an associated no ball position or on the outer two rows to allow low cost via technology combined with the small 0.65mm ball pitch.

1

Features

- Pinout optimizes DDR3 RDIMM PCB layout
- 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs support stacked DDR3 RDIMMs
- Phase Lock Loop clock driver for buffering one differential clock pair (CK and CK) and distributing to four differential outputs
- Supports LVCMOS switching levels on the RESET and MIRROR inputs
- · Checks priority on DIMM-independent data inputs
- Supports dynamic 1T/3T timing transaction and output inversion feature for improved timing performance during normal operations and MRS command pass-through
- Supports CKE Power Down operation modes
- Supports Quad Chip Select operation features
- RESET input disables differential input recievers, resets all registers, and disables all output drivers except ERROUT and QnCKEn
- Provides access to internal control words for configuring the device features and adapting in different RDIMM and system applications
- Latch-up performance exceeds 100mA
- ESD > 2000V per MIL-STD883, Method 3015; ESD > 200V using machine model (c = 200pF, R = 0)
- Available in 176 Ball Grid Array package



Block Diagram - Register and PLL Logic Diagram (Positive Logic)

1 $\overline{\text{DCS}[n:0]}$ indicates all of the chip select inputs, where n=1 for QuadCS disabled, and n=3 for QuadCS enabled. $\overline{\text{QxCS}[n:0]}$ indicates all of the chip select outputs.

Block Diagram - Parity Logic Diagram (Positive Logic)



1 $\overline{\text{DCS}[n:0]}$ indicates all of the chip select inputs, where n=1 for QuadCS disabled, and n=3 for QuadCS enabled. $\overline{\text{QxCS}[n:0]}$ indicates all of the chip select outputs.

Pinout Configuration

Package options include a 176-ball Thin-Profile Fine-Pitch BGA (TFBGA) with 0.65mm ball pitch, 11 x 20 grid, 8.0mm x 13.5mm. It uses the mechanical outline MO-246 variation F. The device pinout supports outputs on the outer two left and right columns to support easy DIMM signal routing. Corresponding inputs are placed in a way that two devices can be placed back to back for 4 Rank modules while the data inputs share the same vias. Each input and output is located close to an associated no-ball position or on the outer two rows to allow low cost via technology combined with the small 0.65mm ball pitch.

	1	2	3	4	5	6	7	8	9	10	11
A		$\langle \cdot \rangle_{i}$	<u>```</u>	<pre>/</pre>	<u>```</u>	, · · ,	/ `, `_/	/``\ `_/		/``\ `_'	· · ·
B	·_/ / · ·		`-´	`- ′	`- ′	`-´	`-´	`-´	`-´	` <u>-</u> '	
С			, · · · ·		, · · · ·		, · · ·				
D					· _ /						
E	 (``)	$\langle \cdot \rangle$				$\left(\begin{array}{c} \cdot \\ \cdot \end{array} \right)$	$\langle \cdot \rangle$		$\langle \cdot \rangle$		
F			· · ·		· ` `,						
G	· · ·		· ``			$\left(\begin{array}{c} \\ \\ \end{array} \right)$			· · ·		· · /
Η										· · ·	
J						$\sum_{i=1}^{n}$			$\langle \cdot \rangle$	1	
K	/``\ `_'		/``. `_'		/``\ ` <u>-</u> '	/``\ ` <u>-</u> /	/``, ` <u>.</u> /		$\left(\begin{array}{c} \\ \\ \\ \end{array} \right)$	<u>```</u> `	
L			/``` ``_'		/``, `_/		/``, `_'				
Μ			/``, `_'			/``\ `					
Ν			/ `. `		/ ``. `		<u>, </u>				
Р			· · · ·		· · · ·						
R	· · ·	· · ·	/``\ `_/		/``\ ` <u>-</u> /	/``\ `_/	/``\ `_/		/``\ `_'	`- '	`
T		<u>`_`</u>								<u>`_`</u>	
U						· _ ·	· _ ·			· _ ·	
V	· · · ·		, ´`,					· _ ·	<i>.</i>		
W Y					`_``	\ <u>_</u> ; ;``\				`_` ;```,	$\sum_{i=1}^{n}$
Y	`- '	`- '	`- '	`- '	`- '	`- '	`- '	`- ´	`- ´		

176-ball Thin Profile Fine Pitch BGA (TFBGA) 11x20 Grid

Top View

Pin Descriptions

The device has symmetric pinout with the inputs on the south side and the outputs on the east and west sides. This allows back-to-back mounting on both sides of the PCB if more than one device is needed.

Ball Assignment: MIRROR = LOW, QCSEN = HIGH or float

This table specifies the pinout for SSTE32882HLB in the front configuration (QuadCS mode disabled).

Balls A9 and W7 are reserved for future functions and must not be connected on the system. However, a ball on the device and connecting pad on the module are required in these locations. Also, balls Y2 and R6 are "do not use" balls reserved for $\overline{DCS2}$ and $\overline{DCS3}$ in the QuadCS mode, and must not be connected on the system. The device is designed to tolerate floating on these pins. Blank spaces indicate no ball is populated at that gridpoint, and vias on the module may be located in these areas.

	1	2	3	4	5	6	7	8	9	10	11
Α	QAA13	QAA8	QCSEN	Vss	RESET	MIRROR	ERROUT	Vss	RSVD	QBA8	QBA13
В	QAA14	QAA7								QBA7	QBA14
С	QAA9	QAA6	VDD		VDD	VDD	VDD		VDD	QBA6	QBA9
D	QAA11	QAA5	Vss		Vss	Vss	Vss		Vss	QBA5	QBA11
Е	QAA2	QAA4	VDD		VDD	VDD	VDD		VDD	QBA4	QBA2
F	QAA1	QAA3	Vss		Vss	Vss	Vss		Vss	QBA3	QBA1
G	QAA0	QABA1	VDD		VDD	VDD	VDD		VDD	QBBA1	QBA0
Н	QAA12	QABA0	Vss		Vss	Vss	Vss		Vss	QBBA0	QBA12
J	QABA2	QACS1	VDD		VDD	VDD	VDD		VDD	QBCS1	QBBA2
K	QAA15	QACKE0	Vss		Vss	Vss	Vss		Vss	QBCKE0	QBA15
L	QAWE	QACS0	VDD		VDD	VDD	VDD		VDD	QBCS0	QBWE
М	QAA10	QACKE1	Vss		Vss	Vss	Vss		Vss	QBCKE1	QBA10
Ν	QACAS	QAODT0	VDD		VDD	VDD	VDD		VDD	QBODT0	QBCAS
Р	QARAS	QAODT1	DA3		Vss	Vss	Vss		DA4	QBODT1	QBRAS
R	DCKE1	DA14	DA15		DA5	RSVD	DA2		DA1	DA10	DODT1
Т	DCKE0	DCS0								DCS1	DODT0
U	DA12	DBA2		<u>Y1</u>	PVss	VDD	PVdd	<u>Y0</u>		DA13	DCAS
V	DA9	DA11		Y1	PVss	Vss	PVdd	Y0		DRAS	DWE
W	DA8	DA6	FBIN	<u>Y3</u>	AVss	CK	RSVD	<u>Y2</u>	FBOUT	DA0	DBA0
Y	DA7	RSVD	FBIN	Y3	AVDD	СК	VREFCA	Y2	FBOUT	PAR_IN	DBA1

Ball Assignment: MIRROR = HIGH, \overline{QCSEN} = HIGH or float

This table specifies the pinout for SSTE32882HLB in the back configuration (QuadCS mode disabled).

Balls A9 and W7 are reserved for future functions and must not be connected on the system. However, a ball on the device and connecting pad on the module are required in these locations. Also, balls Y10 and R6 are "do not use" balls reserved for $\overline{DCS2}$ and $\overline{DCS3}$ in the QuadCS mode, and must not be connected on the system. The device is designed to tolerate floating on these pins. Blank spaces indicate no ball is populated at that gridpoint, and vias on the module may be located in these areas.

	1	2	3	4	5	6	7	8	9	10	11
А	QAA13	QAA8	QCSEN	Vss	RESET	MIRROR	ERROUT	Vss	RSVD	QBA8	QBA13
В	QAA14	QAA7								QBA7	QBA14
С	QAA9	QAA6	VDD		Vdd	VDD	Vdd		VDD	QBA6	QBA9
D	QAA11	QAA5	Vss		Vss	Vss	Vss		Vss	QBA5	QBA11
Е	QAA2	QAA4	VDD		Vdd	VDD	VDD		VDD	QBA4	QBA2
F	QAA1	QAA3	Vss		Vss	Vss	Vss		Vss	QBA3	QBA1
G	QAA0	QABA1	VDD		Vdd	VDD	VDD		VDD	QBBA1	QBA0
Н	QAA12	QABA0	Vss		Vss	Vss	Vss		Vss	QBBA0	QBA12
J	QABA2	QACS1	VDD		VDD	VDD	VDD		VDD	QBCS1	QBBA2
K	QAA15	QACKE0	Vss		Vss	Vss	Vss		Vss	QBCKE0	QBA15
L	QAWE	QACS0	VDD		Vdd	VDD	VDD		VDD	QBCS0	QBWE
М	QAA10	QACKE1	Vss		Vss	Vss	Vss		Vss	QBCKE1	QBA10
N	QACAS	QAODT0	VDD		Vdd	VDD	VDD		VDD	QBODT0	QBCAS
Р	QARAS	QAODT1	DA4		Vss	Vss	Vss		DA3	QBODT1	QBRAS
R	DODT1	DA10	DA1		DA2	RSVD	DA5		DA15	DA14	DCKE1
Т	DODT0	DCS1								DCS0	DCKE0
U	DCAS	DA13		<u>Y1</u>	PVss	VDD	PVdd	<u>Y0</u>		DBA2	DA12
V	DWE	DRAS		Y1	PVss	Vss	PVdd	Y0		DA11	DA9
W	DBA0	DA0	FBIN	<u>Y3</u>	AVss	CK	RSVD	<u>Y2</u>	FBOUT	DA6	DA8
Y	DBA1	PAR_IN	FBIN	Y3	AVDD	СК	VREFCA	Y2	FBOUT	RSVD	DA7

Ball Assignment: MIRROR = LOW, $\overline{\text{QCSEN}}$ = LOW

This table specifies the pinout for SSTE32882HLB in the front configuration (QuadCS mode enabled).

Balls A9 and W7 are reserved for future functions and must not be connected on the system. However, a ball on the device and connecting pad on the module are required in these locations. Blank spaces indicate no ball is populated at that gridpoint, and vias on the module may be located in these areas.

	1	2	3	4	5	6	7	8	9	10	11
Α	QAA13	QAA8	QCSEN	Vss	RESET	MIRROR	ERROUT	Vss	RSVD	QBA8	QBA13
В	QAA14	QAA7								QBA7	QBA14
С	QAA9	QAA6	VDD		VDD	VDD	VDD		VDD	QBA6	QBA9
D	QAA11	QAA5	Vss		Vss	Vss	Vss		Vss	QBA5	QBA11
Е	QAA2	QAA4	VDD		VDD	VDD	VDD		VDD	QBA4	QBA2
F	QAA1	QAA3	Vss		Vss	Vss	Vss		Vss	QBA3	QBA1
G	QAA0	QABA1	VDD		VDD	VDD	VDD		VDD	QBBA1	QBA0
Н	QAA12	QABA0	Vss		Vss	Vss	Vss		Vss	QBBA0	QBA12
J	QABA2	QCS1	VDD		VDD	VDD	VDD		VDD	QCS3	QBBA2
K	QAA15	QACKE0	Vss		Vss	Vss	Vss		Vss	QBCKE0	QBA15
L	QAWE	QCS0	VDD		VDD	VDD	VDD		VDD	QCS2	QBWE
М	QAA10	QACKE1	Vss		Vss	Vss	Vss		Vss	QBCKE1	QBA10
N	QACAS	QAODT0	VDD		VDD	VDD	VDD		VDD	QBODT0	QBCAS
Р	QARAS	QAODT1	DA3		Vss	Vss	Vss		DA4	QBODT1	QBRAS
R	DCKE1	DA14	DA15		DA5	DCS3	DA2		DA1	DA10	DODT1
Т	DCKE0	DCS0								DCS1	DODT0
U	DA12	DBA2		<u>Y1</u>	PVss	VDD	PVdd	<u>Y0</u>		DA13	DCAS
V	DA9	DA11		Y1	PVss	Vss	PVdd	Y0		DRAS	DWE
W	DA8	DA6	FBIN	<u>Y3</u>	AVss	CK	RSVD	<u>Y2</u>	FBOUT	DA0	DBA0
Y	DA7	DCS2	FBIN	Y3	AVDD	СК	VREFCA	Y2	FBOUT	PAR_IN	DBA1

1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT 8

SSTE32882HLB

Ball Assignment: MIRROR = HIGH, $\overline{\text{QCSEN}}$ = LOW

This table specifies the pinout for SSTE32882HLB in the back configuration (QuadCS mode enabled).

Balls A9 and W7 are reserved for future functions and must not be connected on the system. However, a ball on the device and connecting pad on the module are required in these locations. Blank spaces indicate no ball is populated at that gridpoint, and vias on the module may be located in these areas.

	1	2	3	4	5	6	7	8	9	10	11
Α	QAA13	QAA8	QCSEN	Vss	RESET	MIRROR	ERROUT	Vss	RSVD	QBA8	QBA13
В	QAA14	QAA7								QBA7	QBA14
С	QAA9	QAA6	VDD		Vdd	VDD	Vdd		VDD	QBA6	QBA9
D	QAA11	QAA5	Vss		Vss	Vss	Vss		Vss	QBA5	QBA11
Е	QAA2	QAA4	VDD		Vdd	VDD	VDD		VDD	QBA4	QBA2
F	QAA1	QAA3	Vss		Vss	Vss	Vss		Vss	QBA3	QBA1
G	QAA0	QABA1	VDD		Vdd	VDD	VDD		VDD	QBBA1	QBA0
Н	QAA12	QABA0	Vss		Vss	Vss	Vss		Vss	QBBA0	QBA12
J	QABA2	QCS1	VDD		VDD	VDD	VDD		VDD	QCS3	QBBA2
K	QAA15	QACKE0	Vss		Vss	Vss	Vss		Vss	QBCKE0	QBA15
L	QAWE	QCS0	VDD		Vdd	VDD	VDD		VDD	QCS2	QBWE
М	QAA10	QACKE1	Vss		Vss	Vss	Vss		Vss	QBCKE1	QBA10
N	QACAS	QAODT0	VDD		Vdd	VDD	VDD		VDD	QBODT0	QBCAS
Р	QARAS	QAODT1	DA4		Vss	Vss	Vss		DA3	QBODT1	QBRAS
R	DODT1	DA10	DA1		DA2	DCS3	DA5		DA15	DA14	DCKE1
Т	DODT0	DCS1								DCS0	DCKE0
U	DCAS	DA13		<u>Y1</u>	PVss	VDD	PVdd	<u>Y0</u>		DBA2	DA12
V	DWE	DRAS		Y1	PVss	Vss	PVdd	Y0		DA11	DA9
W	DBA0	DA0	FBIN	<u>Y3</u>	AVss	CK	RSVD	<u>Y2</u>	FBOUT	DA6	DA8
Y	DBA1	PAR_IN	FBIN	Y3	AVDD	СК	VREFCA	Y2	FBOUT	DCS2	DA7

Pinout configuration narrow package¹

As an option, the device is available as a176-ball Thin-Profile Fine-Pitch BGA (TFBGA) with 0.65mm ball pitch, 8 x 22 grid, 6.0mm x 15mm. It is using the mechanical outline MO-246 variation B. Equivalent to the 11 x 20 grid configuration the device pinout supports outputs on the outer two left and right columns. Corresponding inputs are placed in a way that two devices can be placed back to back for 4 Rank modules while the data inputs share the same vias.



176-ball Thin Profile Fine Pitch BGA (TFBGA) 8x22 Grid

Top View

1. This package may only be used in new DIMM designs. It is not intended for use in the existing DIMM's.

Ball Assignment; MIRROR=LOW, QCSEN=HIGH (or Float)

The table below specifies the pinout for SSTE32882 in front configuration with QuadCS mode disabled. The device has symmetric pinout with inputs at the south side and outputs to east and west sides. This allows back to back mounting on both sides of the PCB if more than one device is needed.

	1	2	3	4	5	6	7	8							
Α	QAA13	QAA8	QCSEN	RESET	ERROUT	RSVD	QBA8	QBA13							
В	QAA14	QAA7	VSS	VSS	MIRROR	VSS	QBA7	QBA14							
С	QAA9	QAA6	VDD	VDD	VDD	VDD	QBA6	QBA9							
D	QAA11	QAA5	VSS	VSS	VSS	VSS	QBA5	QBA11							
Е	QAA2	QAA4	VDD	VDD	VDD	VDD	QBA4	QBA2							
F	QAA1	QAA3	VSS	VSS	VSS	VSS	QBA3	QBA1							
G	QAA0	QABA1	VDD	VDD	VDD	VDD	QBBA1	QBA0							
Н															
J	QABA2	QACS1	VDD	VDD	VDD	VDD	QBCS1	QBBA2							
K	QAA15	QACKE0	VSS	VSS	VSS	VSS	QBCKE0	QBA15							
L	QAWE	QACS0	VDD	VDD	VDD	VDD	QBCS0	QBWE							
Μ	QAA10	QACKE1	VSS	VSS	VSS	VSS	QBCKE1	QBA10							
Ν	QACAS	QAODT0	VDD	VDD	VDD	VDD	QBODT0	QBCAS							
Р	QARAS	QAODT1	VSS	VSS	VSS	VSS	QBODT1	QBRAS							
R															
Т	DCS0	DCKE0	VSS	VSS	VSS	VSS	DODT0	DCS1							
U	DA12	DA3	<u>¥1</u>	PVSS	PVDD	$\overline{\mathrm{Y0}}$	DA4	DCAS							
V	DA5	DA9	Y1	PVSS	PVDD	Y0	DWE	DA2							
W	DA8	DA15	<u>¥3</u>	PVSS	PVDD	<u>Y2</u>	DA1	DBA0							
Y	DA7	DBA2	Y3	AVSS	AVDD	Y2	DA13	DBA1							
AA	DA11	RSVD	FBIN	CK	RSVD	FBOUT	PAR_IN	DRAS							
AB	DA6	RSVD	FBIN	СК	VREFCA	FBOUT	RSVD	DA0							
The system	must provi		ad for these	pins. The de	ure function evice design resistor.										

1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT 11

Ball Assignment; MIRROR=HIGH, QCSEN=HIGH (or Float)

The table below specifies the pinout for SSTE32882 in back configuration with QuadCS mode disabled.

	1	2	3	4	5	6	7	8						
Α	QAA13	QAA8	QCSEN	RESET	ERROUT	RSVD	QBA8	QBA13						
В	QAA14	QAA7	VSS	VSS	MIRROR	VSS	QBA7	QBA14						
С	QAA9	QAA6	VDD	VDD	VDD	VDD	QBA6	QBA9						
D	QAA11	QAA5	VSS	VSS	VSS	VSS	QBA5	QBA11						
Е	QAA2	QAA4	VDD	VDD	VDD	VDD	QBA4	QBA2						
F	QAA1	QAA3	VSS	VSS	VSS	VSS	QBA3	QBA1						
G														
Н														
J														
K	QAA15	QACKE0	VSS	VSS	VSS	VSS	QBCKE0	QBA15						
L	QAWE	QACS0	VDD	VDD	VDD	VDD	QBCS0	QBWE						
М	QAA10	QACKE1	VSS	VSS	VSS	VSS	QBCKE1	QBA10						
Ν	QACAS	QAODT0	VDD	VDD	VDD	VDD	QBODT0	QBCAS						
Р	QARAS	QAODT1	VSS	VSS	VSS	VSS	QBODT1	QBRAS						
R	DA10	DODT1	VDD	VDD	VDD	VDD	DCKE1	DA14						
Т	DCS1	DODT0	VSS	VSS	VSS	VSS	DCKE0	DCS0						
U	DCAS	DA4	<u>Y1</u>	PVSS	PVDD	Y0	DA3	DA12						
V	DA2	DWE	Y1	PVSS	PVDD	Y0	DA9	DA5						
W	DBA0	DA1	<u>¥3</u>	PVSS	PVDD	$\overline{Y2}$	DA15	DA8						
Y	DBA1	DA13	Y3	AVSS	AVDD	Y2	DBA2	DA7						
AA	DRAS	PAR_IN	FBIN	CK	RSVD	FBOUT	RSVD	DA11						
AB	DA0	RSVD	FBIN	СК	VREFCA	FBOUT	RSVD	DA6						
system mu	Pins A6, AA5, AA7, AB2 and AB7 are reserved for future functions must not be connected on system. The system must provide a solder pad for these pins. The device design needs to tolerate floating on these pins. A3 may be left floating since it has an internal pull-up resistor.													

1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT 12

Ball Assignment; MIRROR=LOW, QCSEN=LOW

The table below specifies the pinout for SSTE32882 in front configuration with QuadCS mode enabled.

	1	2	3	4	5	6	7	8					
Α	QAA13	QAA8	QCSEN	RESET	ERROUT	RSVD	QBA8	QBA13					
В	QAA14	QAA7	VSS	VSS	MIRROR	VSS	QBA7	QBA14					
С	QAA9	QAA6	VDD	VDD	VDD	VDD	QBA6	QBA9					
D	QAA11	QAA5	VSS	VSS	VSS	VSS	QBA5	QBA11					
Е	QAA2	QAA4	VDD	VDD	VDD	VDD	QBA4	QBA2					
F	QAA1	QAA3	VSS	VSS	VSS	VSS	QBA3	QBA1					
G	QAA0	QABA1	VDD	VDD	VDD	VDD	QBBA1	QBA0					
Н	QAA12	QABA0	VSS	VSS	VSS	VSS	QBBA0	QBA12					
J	QABA2	QCS1	VDD	VDD	VDD	VDD	QCS3	QBBA2					
K	QAA15	QACKE0	VSS	VSS	VSS	VSS	QBCKE0	QBA15					
L	QAWE	QCS0	VDD	VDD	VDD	VDD	QCS2	QBWE					
М	QAA10	QACKE1	VSS	VSS	VSS	VSS	QBCKE1	QBA10					
Ν	QACAS	QAODT0	VDD	VDD	VDD	VDD	QBODT0	QBCAS					
Р	QARAS	QAODT1	VSS	VSS	VSS	VSS	QBODT1	QBRAS					
R	DA14	DCKE1	VDD	VDD	VDD	VDD	DODT1	DA10					
Т	DCS0	DCKE0	VSS	VSS	VSS	VSS	DODT0	DCS1					
U	DA12	DA3	<u>¥1</u>	PVSS	PVDD	$\overline{\mathrm{Y0}}$	DA4	DCAS					
V	DA5	DA9	Y1	PVSS	PVDD	Y0	DWE	DA2					
W	DA8	DA15	$\overline{Y3}$	PVSS	PVDD	$\overline{Y2}$	DA1	DBA0					
Y	DA7	DBA2	Y3	AVSS	AVDD	Y2	DA13	DBA1					
AA	DA11	DCS2	FBIN	CK	RSVD	FBOUT	PAR_IN	DRAS					
AB	DA6	RSVD	FBIN	СК	VREFCA	FBOUT	DCS3	DA0					
must provi	Pins A6, AA5 and AB2 are reserved for future functions must not be connected on system. The system must provide a solder pad for these pins. The device design needs to tolerate floating on these pins. A3 must be tied LOW for this configuration.												

Ball Assignment; MIRROR=HIGH, QCSEN=LOW)

The table below specifies the pinout for SSTE32882 in back configuration with QuadCS mode enabled.

	1	2	3	4	5	6	7	8								
Α	QAA13	QAA8	QCSEN	RESET	ERROUT	RSVD	QBA8	QBA13								
В	QAA14	QAA7	VSS	VSS	MIRROR	VSS	QBA7	QBA14								
С	QAA9	QAA6	VDD	VDD	VDD	VDD	QBA6	QBA9								
D	QAA11	QAA5	VSS	VSS	VSS	VSS	QBA5	QBA11								
Е	QAA2	QAA4	VDD	VDD	VDD	VDD	QBA4	QBA2								
F	QAA1	QAA3	VSS	VSS	VSS	VSS	QBA3	QBA1								
G	QAA0	QABA1	VDD	VDD	VDD	VDD	QBBA1	QBA0								
Н	QAA12	QABA0	VSS	VSS	VSS	VSS	QBBA0	QBA12								
J	QABA2	QCS1	VDD	VDD	VDD	VDD	QCS3	QBBA2								
K	QAA15	QACKE0	VSS	VSS	VSS	VSS	QBCKE0	QBA15								
L	QAWE	QCS0	VDD	VDD	VDD	VDD	QCS2	QBWE								
М	QAA10	QACKE1	VSS	VSS	VSS	VSS	QBCKE1	QBA10								
Ν	QACAS	QAODT0	VDD	VDD	VDD	VDD	QBODT0	QBCAS								
Р	QARAS	QAODT1	VSS	VSS	VSS	VSS	QBODT1	QBRAS								
R	DA10	DODT1	VDD	VDD	VDD	VDD	DCKE1	DA14								
Т	DCS1	DODT0	VSS	VSS	VSS	VSS	DCKE0	DCS0								
U	DCAS	DA4	<u>¥1</u>	PVSS	PVDD	Y0	DA3	DA12								
V	DA2	DWE	Y1	PVSS	PVDD	Y0	DA9	DA5								
W	DBA0	DA1	$\overline{Y3}$	PVSS	PVDD	$\overline{Y2}$	DA15	DA8								
Y	DBA1	DA13	Y3	AVSS	AVDD	Y2	DBA2	DA7								
AA	DRAS	PAR_IN	FBIN	CK	RSVD	FBOUT	DCS2	DA11								
AB	DA0	RSVD	FBIN	СК	VREFCA	FBOUT	DCS3	DA6								
provide a s	solder pad fo	r these pins.		AD DAO RSVD FBIN CK VREFCA FBOUL DCS3 DAO Pins A6, AA5 and AB2 are reserved for future functions must not be connected on system. The system must provide a solder pad for these pins. The device design needs to tolerate floating on these pins. A3 must be ied LOW for this configuration.												

1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT 14

Terminal Functions

Signal Group	Signal Name	Туре	Description
Ungated inputs	DCKEn, DODTn	1.35V/1.5V CMOS Inputs ¹	DRAM corresponding register function pins not associated with Chip Select.
Chip Select gated inputs	DAn, DBAn, DRAS, DCAS, DWE	1.35V/1.5V CMOS Inputs ¹	DRAM corresponding register inputs, re-driven only when either chip select is LOW. If both chip selects are low the register maintains the state of the previous input clock cycle at its outputs
Chip Select inputs	DCS0, DCS1	1.35V/1.5V CMOS Inputs ¹	DRAM corresponding register Chip Select signals. These pins initiate DRAM address/command decodes, and as such exactly one will be low when a valid address/command is present which should be re-driven.
	DCS2, DCS3	1.35V/1.5V CMOS Inputs ¹	DRAM corresponding register Chip Select signals when QuadCS mode is enabled. $\overline{DCS2}$ and $\overline{DCS3}$ inputs are disabled when QuadCS mode is disabled.
Re-driven outputs	$\begin{array}{l} QxAn, QxBAn, \overline{QxCSn}, \\ QxCKEn, QxODTn, \\ \overline{QxRAS}, \overline{QxCAS}, \\ \overline{QxWE} \end{array}$	1.35V/1.5V CMOS Outputs ²	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock. x is A or B; outputs are grouped as A or B and may be enabled or disabled via RC0.
Parity input	PAR_IN	1.35V/1.5V CMOS Inputs ¹	Input parity is received on pin PAR_IN and should maintain parity across the Chip Select Gated inputs (see above), at the rising edge of the input clock, one input clock cycle after corresponding data and one or both chip selects are LOW.
Parity error output	ERROUT	Open drain	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs. ERROUT will be active for two clock cycles, and delayed by 3 clock cycles to the corresponding input data
Clock inputs	СК, <u>СК</u>	1.35V/1.5V CMOS Inputs ¹	Differential master clock input pair to the PLL; has weak internal pull-down resistors $(10K\Omega \sim 100K\Omega)$.
Feedback	FBIN, FBIN	1.35V/1.5V CMOS Inputs ¹	Feedback clock input
Clock	FBOUT, FBOUT	1.35V/1.5V CMOS Outputs ²	Feedback clock output
Clock Outputs	Yn, \overline{Yn}	1.35V/1.5V CMOS Outputs ²	Re-driven Clock
Miscellaneous inputs	RESET	CMOS ³	Active low asynchronous reset input. When LOW, it causes a reset of the internal latches and disables the outputs, thereby forcing the outputs to float. Once RESET becomes high the Q outputs get enabled and are driven LOW (ERROUT is driven high) until the first access has been performed. RESET also resets the ERROUT signal.
	MIRROR	CMOS ³	Selects between two different ballouts for front or back operation. When the MIRROR input is high, the device Input Bus Termination (IBT) is turned off on all inputs, except the DCSn and DODTn inputs.
	QSCEN	CMOS ³	Enables the QuadCS mode. The $\overline{\text{QSCEN}}$ input has a weak internal pullup resistor (10K Ω - 100K Ω).

SSTE32882HLB

7201/14

SSTE32882HLB 1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT COMMERCIAL TEMPERATURE

Signal Group	Signal Name	Туре	Description
Power	Vrefca ¹	Reference Voltage	Input reference voltage for the differential data inputs, VDD/2 (0.75V) nominal.
	Vdd	Register Power	Power supply voltage (Register)
	Vss	Register Ground	Ground (Register)
	AVdd	Analog Power	Analog supply voltage (PLL)
	AVss	Analog Ground	Analog ground (PLL)
	PVdd	PLL Power	Clock logic and clock output driver power supply (PLL)
	PVss	PLL Ground	Clock logic and clock output driver ground (PLL)
	RSVD	I/O	Reserved pins, must be left floating (PLL)

1 1.35V/1.5V CMOS inputs use VREFCA as the switching point reference for these recievers.

2 These outputs are optimized for memory applications to drive DRAM inputs to 1.35V/1.5V signaling levels.

3 Voltage levels according standard JESD8-11A, wide range, non terminated logic.

Function Table (Each Flip Flop) with QuadCS Mode Disabled

			Inputs							Output	s ¹	
RESET	DCS0	DCS1	CK ²	$\overline{\mathbf{C}\mathbf{K}^2}$	ADDR ³	CMD ⁴	CTRL ⁵	Qn ⁶	QxCS0	QxCS1	QxODTn	QxCKEn
Н	L	L	\uparrow	\downarrow	Control Word	Control Word	Control Word	Q ₀	Н	Н	Q ₀	Q ₀
Н	Х	Х	L or H	H or L	Х	Х	Х	Q ₀	Q ₀	Q ₀	Q ₀	Q ₀
Н	L	Н	\uparrow	\rightarrow	Х	Х	Х	Follows Input	L	Н	Follows Input	Follows Input
Н	Х	Х	L	L	Х	Х	Х	float	float	float	float	L
Н	Н	L	\uparrow	\rightarrow	Х	Х	Х	Follows Input	Н	L	Follows Input	Follows Input
Н	Н	Н	\uparrow	\downarrow	X or float	X or float	Х	$Q_0 \text{ or } float^7$	Н	Н	Follows Input	Follows Input
L	X or float	X or float	X or float	X or float	X or float	X or float	X or float	float	float	float	float	L

1 Q_0 means the output does not change state.

2 It is illegal to hold both the CK and $\overline{\text{CK}}$ inputs at static logic HIGH levels or static complementary logic levels (LOW and HIGH) when RESET is driven HIGH.

3 ADDR = DA[15:0], DBA[2:0]

- 4 CMD = $\overline{\text{DRAS}}$, $\overline{\text{DCAS}}$, $\overline{\text{DWE}}$.
- 5 CTRL = DODTn, DCKEn.

6 Qn = QxAn, \overline{QxRAS} , \overline{QxCAS} , \overline{QxWE} , and QxBAn.

7 Depending on Control Word RC0 Bit DA4. If RC0 DA4 is cleared, previous state (Q_0) is maintained. Address floating is disabled independent of control word RC0 once 3T timing is activated.

Function Table (Each Flip Flop) with QuadCS Mode Enabled

Inputs					Outputs				
RESET	DCS[3:0]	CK ¹	CK ¹	$A/C/E^2$	Qn	QCS[3:0]	QxODTn	QxCKEn	
H H	LLHH HHLL	↑	\downarrow	Control	No	НННН	No change	No change	
Н	LLLL	-		Word	change			-	
Н	XXXX	L or H	H or L	X	No change	No change	No change	No change	
Н	LHHH	\uparrow	\downarrow	Dn	Dn	LHHH	DODTn	DCKEn	
Н	HLHH	\uparrow	\downarrow	Dn	Dn	HLHH	DODTn	DCKEn	
Н	HHLH	\uparrow	\downarrow	Dn	Dn	HHLH	DODTn	DCKEn	
Н	HHHL	\uparrow	\downarrow	Dn	Dn	HHHL	DODTn	DCKEn	
Н	LHLH	\uparrow	\downarrow	Dn	Dn	LHLH	DODTn	DCKEn	
Н	HLLH	\uparrow	\downarrow	Dn	Dn	HLLH	DODTn	DCKEn	
Н	LHHL	\uparrow	\downarrow	Dn	Dn	LHHL	DODTn	DCKEn	
Н	HLHL	\uparrow	\downarrow	Dn	Dn	HLHL	DODTn	DCKEn	
Н	XXXX	L	L	Х	float	float	float	L	
Н	НННН	¢	\downarrow	Х	No change or float ³	НННН	DODTn	DCKEn	
Н	LLLH								
Н	LLHL	1 ↑	\downarrow	X	Ilegal Input States				
Н	LHLL		*	1	negai input states				
Н	HLLL								
L	X or float	X or float	X or float	X or float	float	float	float	L	

1 It is illegal to hold both the CK and \overline{CK} inputs at static logic high levels or static complementary logic levels (low and high) when \overline{RESET} is driven high.

2 A/C/E = DA0..DA15, DBA0..DBA2, DRAS, DCAS, DWE, DODTn, DCKEn

3 Depending on Control Word RC0 Bit DA4. If RC0 DA4 is cleared, previous state is maintained. Address floating is disabled independent of control word RC0 once 3T timing is activated

Inputs							
RESET	DCS0	DCS1	CK ¹	CK ¹	Σ of C/A ²	PAR_IN ³	ERROUT ⁴
Н	L	Х	\uparrow	\downarrow	Even	L	Н
Н	L	Х	\uparrow	\downarrow	Odd	L	L
Н	L	Х	\uparrow	\downarrow	Even	Н	L
Н	L	Х	\uparrow	\downarrow	Odd	Н	Н
Н	Х	L	\uparrow	\downarrow	Even	L	Н
Н	Х	L	\uparrow	\downarrow	Odd	L	L
Н	Х	L	\uparrow	\downarrow	Even	Н	L
Н	Х	L	\uparrow	\downarrow	Odd	Н	Н
Н	Н	Н	\uparrow	\downarrow	Х	Х	H ⁵
Н	Х	Х	L or H	H or L	Х	Х	ERROUT ₀
Н	Х	Х	L	L	Х	Х	H ⁶
L	X or floating	X or floating	X or floating	X or floating	X or floating	X or floating	Н

Parity, Low Power and Standby with QuadCS Mode Disabled

1 It is illegal to hold both the CK and \overline{CK} inputs at static logic HIGH levels or static complementary logic levels (LOW and HIGH) when \overline{RESET} is driven HIGH.

2 C/A= DAn, DBAn, $\overline{\text{DRAS}}$, $\overline{\text{DCAS}}$, $\overline{\text{DWE}}$. Inputs DCKEn, DODTn, and $\overline{\text{DCSn}}$ are not included in this range. This column represents the sum of the number of C/A signals that are electrically HIGH.

3 PAR_IN arrives one clock cycle after the data to which it applies, ERROUT is issued three clock cycles after the failing data.

4 This transition assumes $\overline{\text{ERROUT}}$ is high at the crossing of CK going high and $\overline{\text{CK}}$ going low. If $\overline{\text{ERROUT}}$ is low, it stays latched low for exactly two clock cycles or until $\overline{\text{RESET}}$ is driven low.

5 Same three cycle delay for $\overline{\text{ERROUT}}$ is valid for the de-select phase (see diagram)

6 The system is not allowed to pull CK and \overline{CK} low while \overline{ERROUT} is asserted.

Parity, Low Power and Standby with QuadCS Mode Enabled

		Inputs				Output
RESET	DCS[3:0]	CK1	CK ¹	Σ of A/C ²	PAR_IN ³	ERROUT ⁴
Н	LXXX	\uparrow	\downarrow	Even	L	Н
	XLXX					
	XXLX					
	XXXL					
Н	LXXX	\uparrow	\downarrow	Odd	L	L
	XLXX					
	XXLX					
	XXXL					
Н	LXXX	\uparrow	\downarrow	Even	Н	L
	XLXX					
	XXLX					
	XXXL					
Н	LXXX	\uparrow	\downarrow	Odd	Н	Н
	XLXX					
	XXLX					
	XXXL					
Н	НННН	\uparrow	\downarrow	Х	Х	H^{5}
Н	XXXX	L or H	H or L	Х	Х	ERROUTn ₀
Н	XXXX	L	L	Х	Х	H^{6}
L	X or floating	X or floating	X or floating	X or floating	X or floating	Н

1 It is illegal to hold both the CK and \overline{CK} inputs at static logic high levels or static complementary logic levels (low and high) when \overline{RESET} is driven high.

2 A/C = DA0..DA15, DBA0..DBA2, DRAS, DCAS, DWE. Inputs DCKE0, DCKE1, DODT0, DODT1, DCS0 and DCS1 are not included in this range. This column represents the sum of the number of A/C signals that are electrically high.

3 PAR_IN arrivesone clock cycle afterdata to which it applies, ERROUT is issued three clock cycles after the failing data.

4 This transition assumes $\overline{\text{ERROUT}}$ is high at the crossing of CK going high and $\overline{\text{CK}}$ going low. If $\overline{\text{ERROUT}}$ is low, it stays latched low for exactly two clock cycles or until $\overline{\text{RESET}}$ is driven low.

5 Same three-cycle delay for ERROUT is valid for the de-select phase (see diagram)

6 The system is not allowed to pull CK and $\overline{\text{CK}}$ low while $\overline{\text{ERROUT}}$ is asserted.

PLL Function Table

	Inpu	ts			Outputs				PLL
RESET	AVDD	OEn ¹	CK ²	$\overline{\mathbf{C}\mathbf{K}^2}$	Yn	Yn	FBOUT	FBOUT	
L	Х	Х	Х	Х	Float	Float	Float	Float	Off
Н	VDD nominal	L	L	Н	L	Н	L	Н	On
Н	VDD nominal	L	Н	L	Н	L	Н	L	On
Н	VDD nominal	Н	L	Н	Float	Float	L	Н	On
Н	VDD nominal	Н	Н	L	Float	Float	Н	L	On
Н	VDD nominal	Х	L	L	Float	Float	Float	Float	Off
Н	GND ³	L	L	Н	L	Н	L	Н	Bypassed/Off
Н	GND ³	L	Н	L	Н	L	Н	L	Bypassed/Off
Н	GND ³	Н	L	Н	Float	Float	L	Н	Bypassed/Off
Н	GND ³	Н	Н	L	Float	Float	Н	L	Bypassed/Off
Н	GND ³	Х	L	L	Float	Float	Float	Float	Bypassed/Off
Н	Х	Х	Н	Н	Reserved				

1 The Output Enable (OEn) to disable the output buffer is not an input signal to the SSTE32882HLB, but an internal signal from the PLL powerdown control and test logic. It is controlled by setting or clearing the corresponding bit in the Clock Driver mode register.

2 It is illegal to hold both the CK and \overline{CK} inputs at static logic HIGH levels or static complementary logic levels (LOW and HIGH) when \overline{RESET} is driven HIGH.

3 This is a device test mode and all register timing parameters are not guaranteed.

Absolute Maximum Ratings

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

Symbol	Parameter	Conditions	Min	Max	Unit
AVDD, PVDD, VDD	Supply voltage		-0.4	+1.975	V
VI	Receiver input voltage ¹		-0.4	VDD + 0.5	V
VREF	Reference voltage		-0.4	VDD + 0.5	V
Vo	Driver output voltage ¹		-0.4	VDD + 0.5	V
Ік	Input clamp current	$V_I < 0$ or $V_I > V_{DD}$		-50	mA
Іок	Output clamp current	$V_O < 0 \text{ or } V_O > V_{DD}$		±50	mA
ю	Continuous output current	$0 < V_O < V_{DD}$		±50	mA
ICCC	Continuous current through each VDD or GND pin			±100	mA
Tstg	Storage temperature		-65	+150	°C
Rθja	Delta There is a second s	0m/s Airflow		43.8	°C/W
КОЈА	Package Thermal Impedance, Junction-to-Ambient ²	1m/s Airflow		35.5	C/w
Rθjb	Package Thermal Impedance, Junction-to-Board ²			22	°C/W
Rθjc	Package Thermal Impedance, Junction-to-Case ²			16.2	°C/W

1 The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. This value is limited to 1.975 V maximum.

2 The package thermal impedance is calculated in accordance with JESD51-2.

DC and AC Specifications

The SSTE32882HLB parametric values are specified for the device default control word settings, unless otherwise stated. Note that RC10 setting does not affect any of the parametric values.

DC Specifications - Voltage

The SSTE32882 parametric values are specified for the device default control word settings, unless otherwise stated. Note that the RC10 setting does not affect any of the parametric values.

Symbol	Parameter	Signals	Min	Nom	Max	Unit
V _{DD}	DC Supply voltage (1.5V Operation)		1.425	1.5	1.575	V
	DC Supply voltage (1.35V Operation)		1.282	1.35	1.451	V
V _{REF}	DC Reference voltage		0.49 x V _{DD}	0.50 x V _{DD}	0.51 x V _{DD}	V
V _{TT}	DC Termination voltage		$V_{REF} - 40 \text{ mV}$	V _{REF}	$V_{REF} + 40 \text{ mV}$	V
V _{IH(AC)}	AC HIGH-level input voltage (1.5V Operation, DDR3-800/1066/1333)	Data inputs ¹	V _{REF} + 175 mV	-	$V_{DD} + 0.4$	v
	AC HIGH-level input voltage (1.5V Operation, DDR3-1600)	Data inputs ¹	$V_{REF} + 150 \text{ mV}$	-	$V_{DD} + 0.4$	V
	AC HIGH-level input voltage (1.35V Operation, DDR3L-800/1066/1333)	Data inputs ¹	V _{REF} + 150 mV	-	V _{DD} +0.2	v
	AC HIGH-level input voltage (1.35V Operation, DDR3L-1600)	Data inputs ¹	V_{REF} + 135 mV	-	$V_{DD} + 0.2$	V
V _{IL(AC)}	AC LOW-level input voltage (1.5V Operation, DDR3-800/1066/1333)	Data inputs ¹	-0.4	-	$V_{REF} - 175 \text{ mV}$	v
/ I	AC LOW-level input voltage (1.5V Operation, DDR3-1600)	Data inputs ¹	-0.4	-	$V_{REF} - 150 \text{ mV}$	V
	AC LOW-level input voltage(1.35V Operation, DDR3L-800/1066/1333)	Data inputs ¹	-0.2	-	$V_{REF} - 150 \text{ mV}$	V
	AC LOW-level input voltage (1.35V Operation, DDR3L-1600)	Data inputs ¹	-0.2	-	$V_{REF} - 135 \text{ mV}$	V
V _{IH(DC)}	DC HIGH-level input voltage(1.5V Operation)	Data inputs ¹	$V_{REF} + 100 \text{ mV}$	-	V _{DD} + 0.4	V
	DC HIGH-level input voltage(1.35V Operation)	Data inputs ¹	$V_{REF} + 90 \text{ mV}$	_	V _{DD} + 0.2	V
V _{IL(DC)}	DC LOW-level input voltage(1.5V Operation)	Data inputs ¹	-0.4	_	$V_{REF} - 100 \text{ mV}$	V
	DC LOW-level input voltage(1.35V Operation)	Data inputs ¹	-0.2	_	V _{REF} - 90 mV	V
V _{IH(CMO} S)	HIGH-level input voltage	CMOS inputs ²	0.65 x VDD	_	V _{DD}	v
V _{IL(CMO} S)	LOW-level input voltage	CMOS inputs ²	0	-	0.35 x VDD	v
V _{IL} (Static)	Static LOW-level input voltage ³	$CK, \overline{CK},$	-	-	0.35 x VDD	v
V _{IX(AC)}	Differential input crosspoint voltage range(1.5V Operation, DDR3-800/1066/1333/1600)	$CK, \overline{CK}, FBIN, \overline{FBIN}$	0.5xV _{DD} - 175 mV	$0.5 \mathrm{~x~V_{DD}}$	0.5xV _{DD} +175 mV	v
			0.5xV _{DD} - 200 mV ⁴	0.5 x V _{DD}	$\begin{array}{c} 0.5 x V_{DD} + 200 \\ m V^4 \end{array}$	v
	Differential input crosspoint voltage range(1.35V Operation, DDR3L-800/1066/1333/1600)	$CK, \overline{CK}, FBIN, \overline{FBIN}$	0.5xV _{DD} - 150 mV	0.5 x V _{DD}	0.5xV _{DD} +150 mV	v
			0.5xV _{DD} - 180 mV ⁵	0.5 x V _{DD}	$0.5 \mathrm{xV_{DD}} + 180$ mV ⁵	v
V _{ID(AC)}	Differential input voltage ⁶ (1.5V Operation, DDR3-800/1066/1333)	CK, CK	350	-	V _{DD}	mV
	Differential input voltage ⁶ (1.5V Operation, DDR3-1600)	CK, CK	300	-	V _{DD}	mV
	Differential input voltage ⁶ (1.35V Operation, DDR3-800/1066/1333)	CK, \overline{CK}	300	_	V _{DD}	mV
	Differential input voltage ⁶ (1.35V Operation, DDR3-1600)	CK, \overline{CK}	270	-	V _{DD}	mV
I _{OH}	HIGH-level output current ⁷	$\frac{\text{All outputs except}}{\text{ERROUT}}$	-11	-	_	mA
I _{OL}	LOW-level output current ⁷	All outputs except ERROUT	11	-		mA

1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT 22

SSTE32882HLB

1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT COMMERCIAL TEMPERATURE

Symbol	Parameter	Signals	Min	Nom	Max	Unit
I _{OL}	LOW-level output current	ERROUT	25	-	_	mA
V _{OD}	Differential re-driven clock swing (1.5V Operation)	Yn, <u>Yn</u>	500	-	V _{DD}	mV
	Differential re-driven clock swing (1.35V Operation)	Yn, <u>Yn</u>	450	-	V _{DD}	mV
V _{OX}	Differential Output Crosspoint Voltage (1.5V Operation)	Yn, \overline{Yn}	0.5xV _{DD} -100 mV	_	$\begin{array}{c} 0.5 \mathrm{xV_{DD}} + 100 \\ \mathrm{mV} \end{array}$	v
	Differential Output Crosspoint Voltage (1.35V Operation)	Yn, <u>Yn</u>	0.5xV _{DD} - 90 mV	-	$0.5 \mathrm{xV}_{\mathrm{DD}} + 90 \mathrm{mV}$	V
		DDR3-800	DDR3-1066	DDR3-133 3	DDR3-1600	
T _{case} (max)	Case temperature ⁸	109 ⁹	108 ⁹	106 ⁹	103 ⁹	°C

1 DCKE0/1, DODT0/1, DA0..DA15, DBA0..DBA2, \overline{DRAS} , \overline{DCAS} , \overline{DWE} , PAR_IN, $\overline{DCS[1:0]}$ when \overline{QCSEN} = HIGH, $\overline{DCS[3:0]}$ when \overline{QCSEN} = LOW. 2 RESET, MIRROR

3 This spec applies only when both CK and \overline{CK} are actively driven LOW. It does not apply when $\overline{CK/CK}$ are floating.

4 Extended range for Vix is only allowed for clock (CK and \overline{CK}) and if single-ended clock input signals CK and \overline{CK} are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 +/-275 mV, and when the differential slew rate of CK - \overline{CK} is larger than 4 V/ns.

5 Extended range for Vix is only allowed for clock (CK and \overline{CK}) and if single-ended clock input signals CK and \overline{CK} are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 +/-243 mV, and when the differential slew rate of CK - \overline{CK} is larger than 3.6 V/ns

6 VID is the magnitude of the difference between the input level on CK and the input level on \overline{CK} See Diagram (Voltage waveforms; input clock) 7 Default settings

8 Measurement procedure JESD51-2

9 This spec is meant to guarantee a Tj of 125C by the SSTE32882 device. Since Tj cannot be measured or observed by users, Tcase is specified instead. Under all thermal condition, the Tj of a SSTE32882 device shall not be higher than 125 °C.

Voltage waveforms; input clock



 $VIX(AC) = 0.5XV_{DD} \pm 175 \text{ mV} (1.5V \text{ operation}) \text{ or } 0.5XV_{DD} \pm 150 \text{ mV} (1.35 \text{ V operation})$

DC Current Specifications

Operating Electrical Characteristics

Symbol	Parameter ¹	Conditions	Min	Typ ²	Max	Unit
II	Input current	$\overline{\text{RESET}}$, MIRROR, VI = VDD or GND			±5	
11	QCSEN input current	$\overline{\text{QCSEN}}$, VI = VDD or GND	-150		5	μΑ
IID	Input current	Data inputs ³ , $VI = VDD$ or GND			±5	μΑ
IID		CK, \overline{CK}^4 ; VI = VDD or GND	ND -150 -150 -150 -11 -11 -11 -11 11 11 11 25 IL(AC) 11 VI = VIH(AC) or -11 VI = VIH(AC) or 68 VI = VIH(AC) or 16 DCS0 = L, DCS1 = 16		150	μΑ
Іон	HIGH-level output current	Qn ⁵	-11			mA
1011		Yn, <u>Yn</u> , FBOUT, <u>FBOUT</u>	-11	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	mA	
	LOW-level output current	Qn ⁵	11			mA
IOL		Yn, Yn , FBOUT, FBOUT	11			mA
		ERROUT	25		±5 5 ±5 150	mA
	Static standby current	$\overline{\text{RESET}} = \text{GND} \text{ and } \text{CK} = \overline{\text{CK}} = \text{VIL}(\text{AC})$			5	mA
IDD ⁶	Low-Power Static Operating	$\overline{\text{RESET}} = \text{VDD} \text{ and } \text{CK} = \overline{\text{CK}} = \text{VIL}(\text{AC}), \text{ MIRROR} = \text{VDD}, \overline{\text{DCS}}[1:0] = [0,1]$			15	mA
	Dynamic operating input clock only; active outputs	$\label{eq:RESET} \hline $$ RESET = VDD, MIRROR = VDD, VI = VIH(AC) or $$ VIL(AC), RC0[DBA0]=0, RC0[DBA1]=0, CK and $$ \overline{CK}$ switching 50% duty cycle, IO = 0, $$ \overline{DCS0} = L, $$ \overline{DCS1} = $$ H. $$ V_{DD} = V_{DDMAX}$$ }$		68		µA/MHz
I _{CCD}	Dynamic operating per each data input	$\label{eq:RESET} \hline = VDD, MIRROR = VDD, VI = VIH(AC) or \\ VIL(AC), CK and \overline{CK} switching 50% duty cycle. One \\ data input switching at one half clock frequency, 50% \\ duty cycle; RC0[DBA0]=0, RC0[DBA1]=0, IO = 0, \\ \overline{DCS0} = L, \overline{DCS1} = H. V_{DD} = V_{DDMAX} \\ \hline \end{array}$		16		µA/Clock MHz/ D Input

1 The RESET and MIRROR inputs of the device must be held at valid voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is LOW.

- 2 All typical values are at VDD = 1.5V, TA = $25^{\circ}C$.
- 3 DCKEn, DODTn, DAn, DBAn, DRAS, DCAS, DWE, DCSn, PAR_IN are measured while RESET is pulled LOW.
- 4 The CK and $\overline{\text{CK}}$ inputs have pull-down resistors in the range of $10\text{K}\Omega$ to $100\text{K}\Omega$.
- 5 Qn = QxAn, \overline{QxCSn} , QxCKEn, QxODTn, \overline{QxRAS} , \overline{QxCAS} , \overline{QxWE} , and QxBAn.
- 6 The supply current is measured as the total current consumption on the AVDD, PVDD, and VDD supply current pins. Io = 0.

Capacitance Values

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Input capacitance, Data inputs	see footnote ¹	1.5	-	2.5	pF
CI	Input capacitance, CK, \overline{CK} , FBIN, \overline{FBIN}	see footnote ¹	2	-	3	pF
-1	Input capacitance, CK, \overline{CK} , FBIN, \overline{FBIN} (1.35 V operation)	see footnote ¹	1.5	-	2.5	pF
C _O	Output capacitance, Re-driven and Clock Outputs	$\begin{array}{l} QxA0QxA15, QxBA0QxBA2, \overline{QxCS0/1}, \\ QxCKE0/1, QxODT0/1, \overline{QxRAS}, \overline{QxCAS}, \\ \overline{QxWE}, Y0, \overline{Y0} Y3, \overline{Y3} \end{array}$	1	-	2	pF
$C_{I\Delta}$	Delta capacitance over all inputs		-	-	0.5	pF
C _{IR}	Input capacitance, $\overline{\text{RESET}}$, MIRROR, $\overline{\text{QCSEN}}$	$V_{I} = V_{DD}$ or GND; $V_{DD} = 1.5 V$	-	-	3	pF

1 This parameter is not subject to production test. It is verified by design and characterization. Input capacitance is measured according to JEP147 ("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)") with VDD, VSS, AVDD, AVSS, PVDD, PVSS, V_{REF} applied and all other pins (except the pin under test) floating. Input capacitance are measured with the device default settings when MIRROR=Low.