## General Description

The 8742081 is a high-performance differential LVDS clock divider and fanout buffer. The device is designed for the frequency division and signal fanout of high-frequency, low phase-noise clocks. The 8742081 is characterized to operate from a 2.5 V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the 874208 ideal for those clock distribution applications demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the reference source easy and reduce passive component count. Each output can be individually enabled or disabled in the high-impedance state controlled by a $\mathrm{I}^{2} \mathrm{C}$ register. On power-up, all outputs are enabled.

## Features

- One differential input reference clock
- Differential pair can accept the following differential input levels: LVDS, LVPECL, CML
- Integrated input termination resistors
- Eight LVDS outputs
- Selectable clock frequency division of $\div 1, \div 2, \div 4$ and $\div 8$
- Maximum input clock frequency: 500 MHz
- LVCMOS interface levels for the control inputs
- Internal regulator for improved noise immunity
- Individual output enable/disabled by $\mathrm{I}^{2} \mathrm{C}$ interface
- Output skew: 28ps
- Additive Phase Jitter, RMS: 0.168ps (typical), 125 MHz
- Low additive phase jitter
- Full 2.5 V supply voltage
- Available in Lead-free (RoHS 6) package
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature


## Pin Assignment



## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline 1, \\ & 32 \end{aligned}$ | ADR1, <br> ADR0 | Input | Pulldown | $\mathrm{I}^{2} \mathrm{C}$ Address inputs. LVCMOS/LVTTL compatible interface levels. |
| 2, 7, 18, 23 | GND | Power |  | Power supply ground. |
| 3, 4 | Q0, nQ0 | Output |  | Differential output pair 0. LVDS interface levels. |
| 5, 6 | Q1, nQ1 | Output |  | Differential output pair 1. LVDS interface levels. |
| 8, 17 | $\mathrm{V}_{\text {DDO }}$ | Power |  | Output power supply pins. |
| 9, 10 | Q2, nQ2 | Output |  | Differential output pair 2. LVDS interface levels. |
| 11, 12 | Q3, nQ3 | Output |  | Differential output pair 3. LVDS interface levels. |
| 13, 14 | Q4, nQ4 | Output |  | Differential output pair 4. LVDS interface levels. |
| 15, 16 | Q5, nQ5 | Output |  | Differential output pair 5. LVDS interface levels. |
| 19, 20 | Q6, nQ6 | Output |  | Differential output pair 6. LVDS interface levels. |
| 21, 22 | Q7, nQ7 | Output |  | Differential output pair 7. LVDS interface levels. |
| 24, 25 | $\begin{aligned} & \text { FSELO, } \\ & \text { FSEL1 } \end{aligned}$ | Input | Pulldown | Frequency divider select controls. See Table 3A for function. LVCMOS/LVTTL interface levels. |
| 26 | IN | Input |  | Non-inverting differential clock input. |
| 27 | $\mathrm{V}_{\mathrm{T}}$ | Termination input |  | Input for termination. Both IN and nIN inputs are internally terminated $50 \Omega$ to this pin. See input termination information in the applications section. |
| 28 | nIN | Input |  | Inverting differential clock input. |
| 29 | $\mathrm{V}_{\mathrm{DD}}$ | Power |  | Power supply pins. |
| 30 | SDA | I/O | Pullup | $I^{2} \mathrm{C}$ Data Input/Output. Input: LVCMOS/LVTTL interface levels. Output: open drain. |
| 31 | SCL | Input | Pullup | $\mathrm{I}^{2} \mathrm{C}$ clock input. LVCMOS/LVTTL compatible interface levels. |

NOTE: Pulldown and Pullup refers to an internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 4 |  | pF |
| $\mathrm{R}_{\text {PULLDOWN }}$ | Input Pulldown Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |

## Function Tables

## Input Frequency Divider Operation

The FSEL1 and FSEL0 controls configure the input frequency divider. In the default state (FSEL[1:0] are set to logic 0:0 or left open) the output frequency is equal to the input frequency (divide-by-1). The other FSEL[1:0] settings configure the input divider to $\div 2, \div 4$ or $\div 8$, respectively.

Table 3A. FSEL[1:0] Input Selection Function Table

| Input |  |  |  |
| :---: | :---: | :--- | :---: |
| FSEL1 | FSELO | Operation |  |
| 0 (default) | 0 (default) | $\mathrm{f}_{\mathrm{Q}[7: 0]}=\mathrm{f}_{\mathrm{REF}} \div 1$ |  |
| 0 | 1 | $\mathrm{f}_{\mathrm{Q}[7: 0]}=\mathrm{f}_{\mathrm{REF}} \div 2$ |  |
| 1 | 0 | $\mathrm{f}_{\mathrm{Q}[7: 0]}=\mathrm{f}_{\mathrm{REF}} \div 4$ |  |
| 1 | 1 | $\mathrm{f}_{\mathrm{Q}[7: 0]}=\mathrm{f}_{\mathrm{REF}} \div 8$ |  |

NOTE: FSEL1, FSELO are asynchronous controls

## Output Enable Operation

The output enable/disable state of each individual differential output Qx can be set by the content of the $\mathrm{I}^{2} \mathrm{C}$ register (see Table 3C). A logic zero to an $\mathrm{I}^{2} \mathrm{C}$ bit in register 0 enables the corresponding differential output, while a logic one disables the differential output (see Table 3B). After each power cycle, the device resets all I ${ }^{2} \mathrm{C}$ bits ( $\mathrm{D}[7: 0]$ ) to its default state (logic 0 ) and all Qx outputs are enabled. After the first valid $\mathrm{I}^{2} \mathrm{C}$ write, the output enable state is controlled by the $\mathrm{I}^{2} \mathrm{C}$ register. Setting and changing the output enable state through the $\mathrm{I}^{2} \mathrm{C}$ interface is asynchronous to the input reference clock.

Table 3B. Individual Output Enable Control

| Bit |  |
| :---: | :--- |
| $D[7: 0]$ |  |
| 0 (default) | Operation |
| 1 | Output Qx, $\mathrm{OQ}, \mathrm{nQx}$ is enabled. |

Table 3C. Individual output enable control

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Q7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Q0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## ${ }^{2}{ }^{2} \mathrm{C}$ Interface Protocol

The ICS874208I uses an $I^{2} \mathrm{C}$ slave interface for writing and reading the device configuration to and from the on-chip configuration registers. This device uses the standard $\mathrm{I}^{2} \mathrm{C}$ write format for a write transaction, and a standard $\mathrm{I}^{2} \mathrm{C}$ read format for a read transaction. Figure 1 defines the $\mathrm{I}^{2} \mathrm{C}$ elements of the standard $\mathrm{I}^{2} \mathrm{C}$ transaction. These elements consist of a start bit, data bytes, an acknowledge or Not-Acknowledge bit and the stop bit. These elements are arranged
to make up the complete $\mathrm{I}^{2} \mathrm{C}$ transactions as shown in Figure 2 and Figure 3. Figure 2 is a write transaction while Figure 3 is read transaction. The 7 -bit I ${ }^{2} \mathrm{C}$ slave address of the 874208 l is a combination of a 4-bit fixed addresses and two variable bits which are set by the hardware pins ADR[1:0] (binary 11010, ADR1, ADR0). Bit 0 of slave address is used by the bus controller to select either the read or write mode. The hardware pins ADR1 and ADR0 should be individually set by the user to avoid address conflicts of multiple 874208 d devices on the same bus.

Table 3D. I $^{2} \mathrm{C}$ Slave Address

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 0 | ADR1 | ADR0 | R/W |



Figure 1: Standard $\mathrm{I}^{2} \mathrm{C}$ Transaction
START (ST) - defined as high-to-low transition on SDA while holding SCL HIGH.
DATA - between START and STOP cycles, SDA is synchronous with SCL. Data may change only when SCL is LOW and must be stable when SCL is HIGH.
ACKNOWLEDGE (AK) - SDA is driven LOW before the SCL rising edge and held LOW until the SCL falling edge.
STOP (SP) - defined as low-to-high transition on SDA while holding SCL HIGH


Figure 2: Write Transaction


Figure 3: Read Transaction
S - Start or Repeated Start
W - $\quad R / \sim W$ is set for Write
$\mathbf{R}-\quad \mathrm{R} / \sim \mathrm{W}$ is set for Read
A - Ack
DevAdd - 7 bit Device Address
RegAdd - $\quad 8$ bit Register Address, MSB = Q7 and LSB = Q0
P - Stop

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.5 V |
| Inputs, $\mathrm{V}_{\text {I }}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ (LVDS) <br> Continuos Current <br> Surge Current | 10 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | 15 mA |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $33.1^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Maximum Junction Temperature, TJ MAX | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| ESD - Human Body Model; NOTE 1 | $125^{\circ} \mathrm{C}$ |
| ESD - Charged Device Model; NOTE 1 | 2000 V |

NOTE 1: According to JEDEC/JESD 22-A114/22-C101. ESD ratings are target specifications.

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power Supply Voltage |  | 2.375 | 2.5 V | 2.625 | V |
| $\mathrm{~V}_{\mathrm{DDO}}$ | Output Supply Voltage |  | 2.375 | 2.5 V | 2.625 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 15 | mA |
| $\mathrm{I}_{\mathrm{DDO}}$ | Output Supply Current |  |  |  | 203 | mA |

Table 4B. LVCMOS/LVTTL Input DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 1.7 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  | -0.3 |  | 0.7 | V |
| IIH | Input High Current | FSEL1, FSEL0, ADR[1:0] | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=2.625 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
|  |  | SCK, SDA | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=2.625 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input Low Current | FSEL1, FSEL0, ADR[1:0] | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
|  |  | SCK, SDA | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Swing | IN, nIN |  | 0.15 |  | 1.2 | V |
| $\mathrm{V}_{\text {CMR }}$ | Common Mode Input Voltage; NOTE 1 |  |  | 1.2 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {DIFF }}$ | Differential Input Voltage Swing | IN, nIN |  | 0.3 |  | 2.4 | V |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $\mathrm{IN}, \mathrm{nIN}$ to $\mathrm{V}_{\mathrm{T}}$ |  | 45 | 50 | 66 | $\Omega$ |
| $\mathrm{R}_{\text {IN }}, \mathrm{D}_{\text {IFF }}$ | Differential Input Resistance | IN to $\mathrm{nIN}, \mathrm{V}_{\mathrm{T}}=$ open |  | 90 | 100 | 132 | $\Omega$ |

NOTE 1: Common mode input voltage is defined as $\mathrm{V}_{\mathrm{IH}}$.

Table 4C. LVDS DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OD}}$ | Differential Output Voltage |  | 400 | 460 | 600 | mV |
| $\Delta \mathrm{V}_{\mathrm{OD}}$ | $\mathrm{V}_{\mathrm{OD}}$ Magnitude Change |  |  | 15 | 94 | mV |
| $\mathrm{V}_{\mathrm{OS}}$ | Offset Voltage |  | 1.09 | 1.15 | 1.18 | V |
| $\Delta \mathrm{~V}_{\mathrm{OS}}$ | $\mathrm{V}_{\mathrm{OS}}$ Magnitude Change |  |  | 2 | 14 | mV |

## AC Electrical Characteristics

Table 5. AC Electrical Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {REF }}$ | Input Frequency | IN, nIN |  |  | 500 | MHz |
| fout | Output Frequency | FSEL[1:0] = 00 |  |  | 500 | MHz |
|  |  | FSEL[1:0] = 01 |  |  | 250 | MHz |
|  |  | FSEL[1:0] = 10 |  |  | 125 | MHz |
|  |  | FSEL[1:0] = 11 |  |  | 62.5 | MHz |
| $\mathrm{f}_{\text {SCK }}$ | $\mathrm{I}^{2} \mathrm{C}$ Clock Frequency |  |  |  | 400 | kHz |
| $t_{\text {JIT }}$ | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section, measured with FSEL[1:0] = 00 | $\mathrm{f}_{\mathrm{REF}}=100 \mathrm{MHz},$ <br> Integration Range: $1 \mathrm{MHz}-20 \mathrm{MHz}$ |  | 0.214 | 0.260 | ps |
|  |  | $\begin{gathered} \mathrm{f}_{\mathrm{REF}}=125 \mathrm{MHz} \\ \text { Integration Range: } 1 \mathrm{MHz}-20 \mathrm{MHz} \end{gathered}$ |  | 0.168 | 0.208 | ps |
|  |  | $\begin{gathered} \mathrm{f}_{\mathrm{REF}}=156.25 \\ \text { Integration Range: } 1 \mathrm{MHz}-20 \mathrm{MHz} \end{gathered}$ |  | 0.124 | 0.152 | ps |
| $t_{\text {PD }}$ | Propagation Delay; NOTE 1 | FSEL[1:0] = 00 | 1.30 | 1.89 | 2.30 | ns |
|  |  | FSEL[1:0] = 01 | 210 | 2.60 | 2.80 | ns |
|  |  | FSEL[1:0] = 10 | 2.60 | 3.33 | 3.60 | ns |
|  |  | FSEL[1:0] = 11 | 2.90 | 3.73 | 4.00 | ns |
| tsk(0) | Output Skew; NOTE 2, 3 |  |  | 28 | 60 | ps |
| tsk(p) | Pulse Skew |  |  | 27 | 50 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4, 5 |  |  |  | 600 | ps |
| odc | Output Duty Cycle; NOTE 6 | Any Frequency |  | 50 |  | \% |
|  |  | at $\mathrm{f}_{\text {REF }}=100 \mathrm{MHz}$ | 48 | 50 | 52 | \% |
|  |  | at $\mathrm{f}_{\text {REF }}=125 \mathrm{MHz}$ | 48 | 50 | 52 | \% |
|  |  | at $\mathrm{f}_{\text {REF }}=156.25 \mathrm{MHz}$ | 48 | 50 | 52 | \% |
| $t_{\text {PDZ }}$ | Output Enable and Disable Time; NOTE 7 | Output enable/disable state from/to active/inactive |  |  | 1 | $\mu \mathrm{s}$ |
| $t_{R} / t_{F}$ | Output Rise/ Fall Time | 20\% to 80\% | 200 | 422 | 650 | ps |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm . The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
NOTE 5: Part-to-part skew specification does not guarantee divider synchronization between devices
NOTE 6: If FSEL[1:0] = 00 (divide-by-one), the output duty cycle will depend on the input duty cycle.
NOTE 7: Measured from SDA rising edge of $\mathrm{I}^{2} \mathrm{C}$ stop command.

## Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the $\boldsymbol{d B c}$ Phase Noise. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1 Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels ( dBm ) or a ratio
of the power in the 1 Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a $\boldsymbol{d B c}$ value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.

## Additive Phase Jitter (100MHz)



Offset from Carrier Frequency (Hz)
Measured using a Rohde \& Schwarz SMA100 as the input source.

## Additive Phase Jitter (125MHz)



Measured using a Rohde \& Schwarz SMA100 as the input source.

## Additive Phase Jitter (156.25MHz)



Measured using a Rohde \& Schwarz SMA100 as the input source.

## Parameter Measurement Information



LVDS Output Load AC Test Circuit


Part-to-Part Skew


## Pulse Skew



Differential Input Level


Output Skew


Output Rise/Fall Time

## Parameter Measurement Information, continued



Propagation Delay


Single-Ended \& Differential Input Voltage Swing

Offset Voltage Setup



Output Duty Cycle/Pulse Width/Period


Differential Output Voltage Setup

## Applications Information

## Differential Input with Built-In $50 \Omega$ Termination Interface

The IN /nIN with built-in $50 \Omega$ terminations accept LVDS, LVPECL, CML and other differential signals. Both differential signals must meet the $\mathrm{V}_{I N}$ and $\mathrm{V}_{\mathrm{IH}}$ input requirements. Figures $4 A$ to $4 C$ to show interface examples for the $\mathrm{IN} / \mathrm{nIN}$ input with built-in $50 \Omega$ terminations driven by the most common driver types. The input interfaces


Figure 4A: IN/nIN Input with Built-In $50 \Omega$ driven by an LVDS Driver


Figure 4B: IN/nIN Input with Built-In $50 \Omega$ Driven by a CML Driver with Open Collector
suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.


Figure 4C: IN/nIN Input with Built-In $50 \Omega$ driven by an LVPECL Driver

## VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 5. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific
and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13 mils ( 0.30 to 0.33 mm ) with $10 z$ copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.


Figure 5: P.C. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)

## Recommendations for Unused Input and Output Pins

## Inputs:

## LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

## LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with $100 \Omega$ across. If they are left floating, there should be no trace attached.

## LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance $\left(Z_{T}\right)$ is between $90 \Omega$ and $132 \Omega$. The actual value should be selected to match the differential impedance $\left(Z_{0}\right)$ of your transmission line. A typical point-to-point LVDS design uses a $100 \Omega$ parallel resistor at the receiver and a $100 \Omega$ differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The
standard termination schematic as shown in Figure 6A can be used with either type of output structure. Figure 6B, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50 pF . If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.


LVDS Termination

## Power Considerations

This section provides information on power dissipation and junction temperature for the ICS874208I.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the ICS874208I is the sum of the core power plus the power dissipation in the load(s).
The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}+5 \%=2.625 \mathrm{~V}$, which gives worst case results.

- Power (core $)_{\text {MAX }}=V_{\text {DD_MAX }}{ }^{*}\left(I_{\text {DD_MAX }}+I_{\text {DDO_MAX }}\right)=2.625 V$ * $(15 \mathrm{~mA}+203 \mathrm{~mA})=\mathbf{5 7 2 . 2 5 m W}$
- Power Dissipation for internal termination $R_{T}$ Power $\left(\mathrm{R}_{\mathrm{T}}\right)_{\mathrm{MAX}}=4{ }^{*}\left(\mathrm{~V}_{\text {IN_MAX }}\right)^{2} / \mathrm{R}_{\mathrm{T} \_ \text {MIN }}=(1.2 \mathrm{~V})^{2} / 80 \Omega=\mathbf{7 2 m W}$
Total Power_MAX $=572.25 \mathrm{~mW}+72 \mathrm{~mW}=644.25 \mathrm{~mW}$


## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj, to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
Tj = Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $33.1^{\circ} \mathrm{C} / \mathrm{W}$ per Table 6 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.644 \mathrm{~W} * 33.1^{\circ} \mathrm{C} / \mathrm{W}=106.3^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance $\theta_{\mathrm{JA}}$ for 32 Lead VFQFN, Forced Convection

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{3}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $33.1^{\circ} \mathrm{C} / \mathrm{W}$ | $28.1^{\circ} \mathrm{C} / \mathrm{W}$ | $25.4^{\circ} \mathrm{C} / \mathrm{W}$ |

## Reliability Information

Table 7. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 32-Lead VFQFN

| $\theta_{J A}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{3}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $33.1^{\circ} \mathrm{C} / \mathrm{W}$ | $28.1^{\circ} \mathrm{C} / \mathrm{W}$ | $25.4^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for 8742081 is: 7007

## Package Outline and Package Dimensions

## Package Outline - K Suffix for 32 Lead VFQFN



There are 2 methods of indicating pin 1 corner at the back of the VFQFN package:

1. Type A: Chamfer on the paddle (near pin 1)
2. Type C: Mouse bite on the paddle (near pin 1)

Table 8. Package Dimensions

| JEDEC Variation: VHHD-2/-4 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| All Dimensions in Millimeters |  |  |  |  |
| Symbol | Minimum | Nominal | Maximum |  |
| N | 32 |  |  |  |
| A | 0.80 |  | 1.00 |  |
| A1 | 0 | 0.05 |  |  |
| A3 | 0.25 Ref. |  |  |  |
| b | 0.18 | 0.25 | 0.30 |  |
| $\mathbf{N}_{\text {D \& N }}$ E | 5.00 Basic |  |  |  |
| D \& E | 0.50 Basic |  |  |  |
| D2 \& E2 | 3.0 | 0.40 | 0.50 |  |
| e | 0.30 | 0.30 |  |  |
| L | 0 |  |  |  |

Reference Document: JEDEC Publication 95, MO-220

NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 8.

## Ordering Information

Table 9. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 874208BKILF | ICS74208BIL | "Lead-Free" 32 Lead VFQFN | Tray | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 874208BKILFT | ICS74208BIL | "Lead-Free" 32 Lead VFQFN | 2500 Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant

## Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
| :---: | :---: | :---: | :--- | :---: |
| $A$ | $4 B$ | 4 | Updated Minimum and Maximum levels of $R_{\text {IN }}$ and $R_{\text {IN }}, D_{\text {IFF }}$ per PCN\# N1408-01 | $9 / 18 / 14$ |
|  |  |  |  |  |

Corporate Headquarters
6024 Silver Creek Valley Road

## Sales

1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com

Tech Support
email: clocks@idt.com



 document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.
 expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.


 circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.
 names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2014 Integrated Device Technology, Inc.. All rights reserved.

