

March 1998 Revised October 2004

74VCX16721

Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16721 contains twenty non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications.

The 74VCX16721 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74VCX16721 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD} (CLK to O_n)
 3.5 ns max for 3.0V to 3.6V V_{CC}
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL})
 - ±24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down, $O\overline{E}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver

Ordering Code:

Order Number	Package Number	Package Description
74VCX16721MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Logic Symbol



Pin Descriptions

Pin Names	Description
ŌE	Output Enable Input (Active LOW)
CLK	Clock Input
D ₀ -D ₁₉	Inputs
O ₀ -O ₁₉	Outputs
CE	Clock Enable Input (Active LOW)

Connection Diagram



Truth Table


CLK	CE	OE	D ₀ -D ₁₉	O ₀ -O ₁₉
Х	Х	Н	Х	Z
Х	Н	L	Х	O_0
~	L	L	L	L
~	L	L	Н	Н
L or H	L	L	Х	O ₀

H = HIGH Voltage Level

Functional Description

The VCX16721 contains twenty D-type flip-flops with 3-STATE standard outputs. The twenty flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-HIGH Clock (CLK) transition, when the Clock-Enable ($\overline{\text{CE}}$) is LOW. The 3-STATE standard outputs are controlled by the Output-Enable ($\overline{\text{OE}}$). When $\overline{\text{OE}}$ is HIGH, the standard outputs are in high impedance mode but this does not interfere with entering new data into the flip-flops.

Logic Diagram



L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)

 O_0 = Previous O_0 before LOW-to-HIGH transition of Clock

^{ightharpoonup = LOW-to-HIGH} transition

Absolute Maximum Ratings(Note 2)

 $\begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +4.6V \\ DC Input Voltage (V_I) & -0.5V to +4.6V \\ \end{tabular}$

Output Voltage (V_O)

Outputs 3-STATED -0.5V to +4.6V Outputs Active (Note 3) -0.5V to $V_{CC} + 0.5$ V DC Input Diode Current (I_{IK}) $V_I < 0$ V -50 mA

DC Output Diode Current (I_{OK})

 $V_{O} < 0V$ -50 mA +50 mA

DC Output Source/Sink Current

(I_{OH}/I_{OL})
DC V_{CC} or GND Current per

DC VCC of GND Current per

Supply Pin (I_{CC} or GND) ±100 mA

Storage Temperature Range (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions (Note 4)

Power Supply

 $\pm 50 \text{ mA}$

Operating 1.4V to 3.6V Input Voltage -0.3V to +3.6V

Output Voltage (V_O)

Output in Active States 0V to V_{CC} Output in 3-STATE 0.0V to 3.6V

Output Current in I_{OH}/I_{OL}

 $V_{CC} = 3.0V$ to 3.6V ± 24 mA

 V_{CC} = 2.3V to 2.7V \pm 18 mA V_{CC} = 1.65V to 2.3V \pm 6 mA

 $V_{CC} = 1.4V$ to 1.6V ± 2 mA

-40°C to +85°C

Free Air Operating Temperature (T_A) Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: IO Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	0.65 x V _{CC}		V
			1.4 - 1.6	0.65 x V _{CC}		
V _{IL}	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	V
			1.65 - 2.3		0.35 x V _{CC}	V
			1.4 - 1.6		0.35 x V _{CC}	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		v
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	1.4	1.05		

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 - 3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	
		I _{OL} = 6 mA	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
		I _{OL} = 2 mA	1.4		0.35	
I _I	Input Leakage Current	0 ≤ V _I ≤ 3.6V	1.4 - 3.6		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	1.4 - 3.6		±10.0	
		$V_I = V_{IH}$ or V_{IL}	1.4 - 3.0		±10.0	μΑ
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10.0	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	1.4 - 3.6		20.0	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	1.4 - 3.6		±20.0	μА
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 6) $T_A = -40$ °C to +85°C v_{cc} Figure Symbol Conditions Units (V) Number 250 f_{MAX} Maximum Clock Frequency $C_L = 30 \text{ pF}, R_L = 500\Omega$ 3.3 ± 0.3 2.5 ± 0.2 200 MHz 1.8 ± 0.15 100 $C_L = 15 \text{ pF}, R_L = 2k\Omega$ 1.5 ± 0.1 $C_L = 30 \text{ pF}, R_L = 500\Omega$ 3.5 t_{PHL} Propagation Delay 3.3 ± 0.3 8.0 Figures 1, 2 44 t_{PLH} 2.5 ± 0.2 1.0 8.8 1.8 ± 0.15 1.5 $C_1 = 15 \text{ pF}, R_1 = 2k\Omega$ 1.5 ± 0.1 Figures Output Enable Time $C_L = 30 \text{ pF}, R_L = 500\Omega$ 3.3 ± 0.3 0.8 t_{PZL} 3.8 Figures 2.5 ± 0.2 1.0 4.9 t_{PZH} 1.8 ± 0.15 1.5 9.8 ns $C_L = 15 \text{ pF}, R_L = 2k\Omega$ 1.5 ± 0.1 1.0 Figures 7, 9, 10 0.8 Output Disable Time $C_L = 30 \text{ pF}, R_L = 500\Omega$ 3.3 ± 0.3 3.7 t_{PLZ} Figures 2.5 ± 0.2 1.0 t_{PHZ} 1, 3, 4 ns 1.8 ± 0.15 1.5 7.6 Figures 7, 9, 10 $C_L = 15 \text{ pF}, R_L = 2k\Omega$ 1.5 ± 0.1 Setup Time $C_L = 30 \text{ pF}, R_L = 500\Omega$ 3.3 ± 0.3 1.5 t_S 2.5 ± 0.2 1.5 Figure 6 2.5 1.8 ± 0.15 $C_L = 15 \text{ pF}, R_L = 2k\Omega$ 1.5 ± 0.1 3.0 Hold Time $C_L = 30 \text{ pF}, R_L = 500\Omega$ 3.3 ± 0.3 1.0 t_{H} 2.5 ± 0.2 1.0 Figure 6 1.8 ± 0.15 1.0 $C_L = 15 \text{ pF}, R_L = 2k\Omega$ 1.5 ± 0.1 2.0 Pulse Width $C_L = 30 \text{ pF}, R_L = 500\Omega$ 3.3 ± 0.3 1.5 t_W 1.5 2.5 ± 0.2 Figure 5 ns 1.8 ± 0.15 $C_L = 15 \text{ pF}, R_L = 2k\Omega$ 1.5 ± 0.1 4.0 Output to Output Skew $C_L = 30 \text{ pF}, R_L = 500\Omega$ 0.5 3.3 ± 0.3 (Note 7) 2.5 ± 0.2 0.5 ns 0.75 1.8 ± 0.15 $C_L = 15 \text{ pF}, R_L = 2k\Omega$ 1.5 ± 0.1

Note 6: For $C_L = 50_p F$, add approximately 300 ps to the AC maximum specification.


Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics


Symbol	Parameter	Conditions	V _{CC} (V)	T _A = +25°C	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units	
- Cy20.		Conditions	Typical	J	
C _{IN}	Input Capacitance	$V_{CC} = 1.8V$, 2.5V or 3.3V, $V_I = 0V$ or V_{CC}	6	pF	
C _{OUT}	Output Capacitance	$V_I = 0V$ or V_{CC} , $V_{CC} = 1.8V$, 2.5V or 3.3V	7	pF	
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF	
		$V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$			



AC Loading and Waveforms (V $_{CC}$ 1.5V \pm 0.1V)



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	V_{CC} x 2 at V_{CC} = 1.5V \pm 0.1V
t _{PZH} , t _{PHZ}	GND

 t_{PLH} , t_{PHL}

 t_{PZH}, t_{PHZ}

FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-Inverting Functions




FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{CC}	
- Cymbei	1.5V ± 0.1V	
V _{mi}	V _{CC} /2	
V _{mo}	V _{CC} /2	
V _X	V _{OL} + 0.1V	
V _Y	V _{OH} – 0.1V	



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com