

## HIGH-SPEED 3.3V 32K x 8 DUAL-PORT STATIC RAM


#### IDT70V07S/L

#### **Features**

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed access
  - Commercial: 25/35/55ns (max.)
  - Industrial: 25/35ns (max.)
- Low-power operation
  - *IDT70V07S* 
    - Active: 300mW (typ.)
    - Standby: 3.3mW (typ.)
  - IDT70V07L
  - Active: 300mW (typ.)
  - Standby: 660µW (typ.)
- ◆ Interrupt Flag

- IDT70V07 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- ◆ M/S = VIH for BUSY output flag on Master M/S = VIL for BUSY input on Slave
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- ◆ TTL-compatible, single 3.3V (±0.3V) power supply
- Available in 68-pin PGA and PLCC, and a 80-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

## **Functional Block Diagram**



#### NOTES:

- 1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY and INT outputs are non-tri-stated push-pull.

**JANUARY 2013** 

## **Description**

The IDT70V07 is a high-speed 32K x 8 Dual-Port Static RAM. The IDT70V07 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control,

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 300mW of power.


The IDT70V07 is packaged in a ceramic 68-pin PGA and PLCC and a 80-pin thin quad flatpack (TQFP).

## Pin Configurations(1,2,3)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. J68-1 package body is approximately .95 in x .95 in x .17 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

## Pin Configurations (1,2,3) (con't.)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. PN80-1 package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

## Pin Configurations<sup>(1,2,3)</sup> (con't.)

10/25	/01		ı	ı	1	1				1	1			
11		51 A5L	50 A4L	48 A2L	46 A0L	44 BUSYL	42 M/S	40 ĪNTR	38 A1R	36 A3R				
10	53 A7L	52 A6L	49 A3L	47 A1L	45 ĪNTL	43 GND	41 BUSYR	39 A0R	37 A2R	35 A4R	34 A5R			
09	55 A9L	54 A8L			32 A7R	33 A6R								
80	57 A11L	56 A10L				30 A9R	31 A8R							
07	59 VCC	58 A12L	IDT70V07G G68-1 <sup>(4)</sup>											
06	61 A14L	60 A13L			26 GND	27 A12R								
05	63 SEML	62 CEL		Top View <sup>(5)</sup> 24  A14R					25 A13R					
04	65 OEL	64 R/WL		22 SEMR						23 CER				
03	67 I/O0L	66 N/C								20 OER	21 R/WR			
02	68 I/O1L	1 I/O2L	3 I/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 VCC	15 I/O4R	18 I/O7R	19 N/C			
01		2 I/O3L	4 I/O5L	1 1 1 1 1 1 1 1 1 1 1 1 1										
INDE	A X	В	С	D	Е	F	G	Н	J	K	L			
											2943 drw 04			

- 1. All Vcc pins must be connected to power supply.

- All GND pins must be connected to ground.
   Package body is approximately 1.18 in x 1.18 in x .16 in.
   This package code is used to reference the package diagram.
   This text does not indicate orientation of the actual part-marking.

#### **Pin Names**

Left Port	Right Port	Names		
CEL	<del>CE</del> R	Chip Enable		
R/WL	R/W̄R	Read/Write Enable		
<del>OE</del> L	<del>OE</del> R	Output Enable		
A0L - A14L	A0R - A14R	Address		
I/O0L - I/O7L	I/Oor - I/O7R	Data Input/Output		
SEML	<u>SEM</u> <sub>R</sub>	Semaphore Enable		
ĪNTL	<b>INT</b> R	Interrupt Flag		
BUSYL	<b>BUSY</b> R	Busy Flag		
M	/S	Master or Slave Select		
Vo	CC .	Power (3.3V)		
GI	ND	Ground (0V)		

**Truth Table I: Non-Contention Read/Write Control** 

	Tatil Table I. Holl Contention Read/Wille Control									
Inputs <sup>(1)</sup> Outputs				Outputs						
CE	R/ <b>W</b>	ŌĒ	SEM	I/O <sub>0-7</sub>	Mode					
Н	Х	Χ	Н	High-Z	Deselected: Power-Down					
L	L	Χ	Н	DATAIN	Write to Memory					
L	Н	L	Н	DATAout	Read Memory					
Х	Х	Н	Х	High-Z	Outputs Disabled					

NOTE: 2943 tbl 02

1. A0L — A14L  $\neq$  A0R — A14R

Truth Table II: Semaphore Read/Write Control

	Inpu	ıts <sup>(1)</sup>		Outputs					
CE	R/ <b>W</b>	Œ	SEM	I/O <sub>0-7</sub>	Mode				
Н	Н	L	L	DATAout	Read Data in Semaphore Flag				
Н	<b>↑</b>	Х	L	DATAIN	Write I/Oo into Semaphore Flag				
L	Χ	Χ	L		Not Allowed				

2943 tbl 03

1. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O7). These eight semaphores are addressed by Ao-A2

**Absolute Maximum Ratings**(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	erminal Voltage -0.5 to +4.6 vith Respect to GND	
TBIAS <sup>(3)</sup>	Temperature Under Bias	-55 to +125	۰C
Tstg	StorageTemperature	-65 to +150	۰C
NLT	Junction Temperature	n Temperature +150	
ЮИТ	DC Output Current	50	mA

NOTES: 2943 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
  cause permanent damage to the device. This is a stress rating only and functional
  operation of the device at these or any other conditions above those indicated in
  the operational sections of this specification is not implied. Exposure to absolute
  maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.3V.
- 3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

## Capacitance<sup>(1)</sup>

(TA = +25°C, f = 1.0MHz) TQFP Only

(1A - 1)	200/1 = 1.000112	1411 01119		
Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	9	pF
Cout <sup>(2)</sup>	Output Capacitance	Vout = 0V	10	pF

#### NOTES

- This parameter is determined by device characterization but is not production tested
- 2. Cout also references CI/o.

Maximum Operating Temperature and Supply Voltage<sup>(1)</sup>

<u> </u>	org contage		
Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3

2943 tbl 05

#### NOTES:

1. This is the parameter Ta. This is the "instant on" case temperature.

## Recommended DC Operating Conditions<sup>(2)</sup>

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.0	_	Vcc+0.3 <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.8	V

#### NOTES:

- 1.  $VIL \ge -1.5V$  for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.3V.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 3.3V ± 0.3V)

	<u> </u>	<u> </u>					
			70V07S		70V		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Iu	Input Leakage Current <sup>(1)</sup>	Vcc = 3.6V, $ViN = 0V$ to $Vcc$	_	10	-	5	μΑ
llo	Output Leakage Current	$\overline{CE} = V_{IH}$ , Vout = 0V to Vcc	_	10		5	μΑ
Vol	Output Low Voltage	IOL = +4mA	_	0.4		0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	V

2943 tbl 08

NOTE

1. At Vcc ≤ 2.0V, input leakages are undefined.

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range<sup>(1)</sup> (Vcc = 3.3V ± 0.3V)

1 CITIE	er ature ariu	Supply voltage h	arige	, , (	VCC =	3.3 V :	E U.3 V	<u>,                                      </u>					
								7X25 m'l nd	70V0 Coi & I		70V0 Com'l		
Symbol	Parameter	Test Condition	Versio	on	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit		
lcc	Current SEM = V <sub>L</sub>		COM'L	S L	100 100	170 140	90 90	140 120	90 90	140 120	mA		
	(Both Ports Active)	$f = f_{MAX}^{(3)}$	IND	S L	— 100	 185	— 90	 155	-				
ISB1	Standby Current (Both Ports - TTL	CER = CEL = VIH SEMR = SEML = VIH	COM'L	S L	14 12	30 24	12 10	30 24	12 10	30 24	mA		
	Level Inputs)	$f = f_{MAX}^{(3)}$	IND	S L	— 12	<del></del> 50	— 10	<del></del> 50	-	_			
ISB2	Standby Current (One Port - TTL		COM'L	S L	50 50	95 85	45 45	87 75	45 45	87 75	mA		
	Levei inpuis)		IND	S L	— 50	 105	— 45	 95	-	_			
ISB3	Full Standby Current (Both Ports -	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge Vcc - 0.2V$ ,	COM'L	S L	1.0 0.2	6 3	1.0 0.2	6 3	1.0 0.2	6 3	mA		
	CMOS Level Inputs)	$\begin{array}{c} \text{VIN} \geq \text{VCC - 0.2V or} \\ \underline{\text{VIN}} < 0.2\text{V, f} = 0^{(4)} \\ \overline{\text{SEMR}} = \overline{\text{SEML}} \geq \text{VCC - 0.2V} \end{array}$	IND	S L	— 0.2	3	— 0.2	3					
ISB4	Full Standby Current (One Port -	$\overline{CE}^*A^* \le 0.2V$ and $\overline{CE}^*B^* \ge Vcc - 0.2V^{(5)}$	COM'L	S L	60 60	90 80	55 55	85 74	55 55	85 74	mA		
	ČMOS Level Inputs)		IND	S L	<del></del>	90	— 55	 85					

NOTES:

- 1. 'X' in part number indicates power rating (S or L).
- 2. Vcc = 3.3V, TA = +25°C, and are not production tested. Iccdc = 80mA (Typ.)
- 3. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ trc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

#### **AC Test Conditions**

AC 1631 CONDITIONS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2




Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tlz, tHz, twz, tow) \* Including scope and jig.

2943 tbl 11

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(4)</sup>


		70V07X25 Com'l & Ind		70V07X35 Com'l & Ind		70V07X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	25	_	35	_	55	_	ns
taa	Address Access Time	_	25		35		55	ns
tace	Chip Enable Access Time <sup>(3)</sup>	_	25		35		55	ns
taoe	Output Enable Access Time	_	15		20	_	30	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	ns
<b>t</b> LZ	Output Low-Z Time <sup>(1,2)</sup>	3		3		3	_	ns
tHZ	Output High-Z Time <sup>(1,2)</sup>	_	15	_	20		25	ns
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0	_	0	_	ns
tpd	Chip Disable to Power Down Time (2)	_	25	_	35	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	15	_	ns
tsaa	Semaphore Address Access Time	_	35	_	45	_	65	ns

2943 tbl 10


#### NOTES

- 1. Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL.
- 4. 'X' in part number indicates power rating (S or L).

## **Timing of Power-Up Power-Down**



## Waveform of Read Cycles<sup>(5)</sup>



#### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{OE}$  or  $\overline{CE}$ .
- 2. Timing depends on which signal is de-asserted first,  $\overline{\text{CE}}$  or  $\overline{\text{OE}}.$
- 3. tbbb delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tage, tage, tage, tage or tbdd.
- 5.  $\overline{SEM} = VIH$ .


AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(5)</sup>

		Co	70V07X25 70V07X Com'l Com & Ind & Ind		m'l	70V07X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLI	E	-						
twc	Write Cycle Time	25		35		55		ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	20	_	30	_	45	_	ns
taw	Address Valid to End-of-Write	20	_	30	_	45	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0	_	0	_	ns
twp	Write Pulse Width	20	_	25	_	40	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	15		20		30		ns
tHZ	Output High-Z Time <sup>(1,2)</sup>	_	15	_	20	_	25	ns
tон	Data Hold Time <sup>(4)</sup>	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z <sup>(1,2)</sup>	_	15	_	20	_	25	ns
tow	Output Active from End-of-Write <sup>(1,2,4)</sup>	0	_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	5	_	ns
tsps	SEM Flag Contention Window	5		5		5		ns


NOTES:

- 1. Transition is measured 0mV from Low or High impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM,  $\overrightarrow{CE} = V_{IL}$  and  $\overrightarrow{SEM} = V_{IH}$ . To access semaphore,  $\overrightarrow{CE} = V_{IH}$  and  $\overrightarrow{SEM} = V_{IL}$ . Either condition must be valid for the entire tew time.
- 4. The specification for IDH must be met by the device supplying write data to the SRAM under all operating conditions. Although IDH and tow values will vary over voltage and temperature, the actual IDH will always be smaller than the actual tow.
- 5. 'X' in part number indicates power rating (S or L).

## Timing Waveform of Write Cycle No. 1, R/W Controlled Timing(1,5,8)




## Timing Waveform of Write Cycle No. 2, **CE** Controlled Timing<sup>(1,5)</sup>



- 1. R/W or CE must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW  $\overline{\text{CE}}$  and a LOW R/W for memory array writing cycle.
- 3. two is measured from the earlier of  $\overline{CE}$  or  $\overline{RW}$  (or  $\overline{SEM}$  or  $\overline{RW}$ ) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{\text{CE}}$  or  $R/\overline{W}$ .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If  $\widetilde{\mathsf{OE}}$  is LOW during  $R\overline{\mathsf{W}}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{\mathsf{OE}}$  is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access SRAM,  $\overline{CE} = VIL$  and  $\overline{SEM} = VIH$ . To access semaphore,  $\overline{CE} = VIH$  and  $\overline{SEM} = VIL$ . LEW must be met for either condition.


## Timing Waveform of Semaphore Read after Write Timing, Either Side<sup>(1)</sup>



#### NOTES:

- 1.  $\overline{CE} = V_{IH}$  for the duration of the above timing (both write and read cycle).
- 2. "DATAout VALID" represents all I/O's (I/Oo-I/O7) equal to the semaphore value.

## Timing Waveform of Semaphore Write Contention (1,3,4)



- 1.  $DOR = DOL = VIL, \overline{CE}R = \overline{CE}L = VIH.$
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
- 3. This parameter is measured from R/W-a- or SEM-a- going HIGH to R/Wb or SEM-b- going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup>


			70V07X25 Com'l & Ind		70V07X35 Com'l & Ind		70V07X55 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
<b>BUSY</b> TIMING	$(M/\overline{S} = VIH)$							
tbaa	BUSY Access Time from Address		25		35	_	45	ns
tBDA	BUSY Disable Time from Address	_	25	_	35	_	45	ns
tBAC	BUSY Access Time from Chip Enable	_	25	_	35	_	45	ns
tBDC	BUSY Disable Time from Chip Enable	_	25	_	35	_	45	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	_	35	_	40	_	50	ns
<b>BUSY</b> TIMING	(M/S̄ - V <sub>IL</sub> )							
twB	BUSY Input to Write <sup>(4)</sup>	0		0	_	0	_	ns
twн	Write Hold After BUSY <sup>(5)</sup>		_	25	_	25	_	ns
PORT-TO-PORT DELAY TIMING								
twdd	Write Pulse to Data Delay <sup>(1)</sup>		55	_	65		85	ns
todd	Write Data Valid to Read Data Delay(1)		50	_	60		80	ns

2943 tbl 13

#### NOTES:


- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twbd twp (actual) or tbdd tbw (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".
- 6. 'X' in part numbers indicates power rating (S or L).

## Timing Waveform of Write with Port-to-Port Read and $\overline{\textbf{BUSY}}^{(2,4,5)}$



- 1. To ensure that the earlier of the two ports wins. taps is ignored for  $M/\overline{S} = VIL$  (SLAVE).
- 2.  $\overline{CE}L = \overline{CE}R = VIL$
- 3.  $\overline{OE} = VIL$  for the reading port.
- 4. If  $M/\overline{S} = VIL$  (SLAVE), then  $\overline{BUSY}$  is an input ( $\overline{BUSY}^*A^* = VIH$  and  $\overline{BUSY}^*B^* =$  "don't care", for this example).
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


## Timing Waveform of Write with **BUSY**




#### NOTES:

- 1. twn must be met for both  $\overline{BUSY}$  input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on Port "B" blocking R/W"B", until BUSY "B" goes HIGH.

## Waveform of **BUSY** Arbitration Controlled by **CE** Timing<sup>(1)</sup>



## Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing<sup>(1)</sup>



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from Port "A".
- 2. If taps is not satisfied, the BUSY signal will be asserted on one side or the other, but there is no guarantee on which side busy will be asserted.

2043 tbl 14

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>


		Co	70V07X25 Com'l & Ind		70V07X35 Com'l & Ind		70V07X55 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT T	TIMING							
tas	Address Set-up Time	0	_	0	_	0	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	25	-	30	_	40	ns
tinr	Interrupt Reset Time	_	30	_	35		45	ns

NOTE:

1. 'X' in part number indicates power rating (S or L).

### 1. A in part number indicates power rating (5 or L).

## Waveform of Interrupt Timing<sup>(1)</sup>



ADDR"B"

INTERRUPT CLEAR ADDRESS (2)

TAS (3)

OE"B"

INT"B"

2943 drw 18

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. See Interrupt Truth Table III.
- 3. Timing depends on which enable signal  $(\overline{CE} \text{ or } R/\overline{W})$  is asserted last.
- 4. Timing depends on which enable signal  $(\overline{CE} \text{ or } R/\overline{W})$  is de-asserted first.

Truth Table III — Interrupt Flag<sup>(1)</sup>

Left Port				Right Port						
R/ <b>W</b> L	CEL	ŌĒL	A14L-A0L	ĪÑŤ∟	R/ <b>W</b> R	<b>CE</b> R	<b>ŌĒ</b> R	A14R-A0R	Ī <b>NT</b> R	Function
L	L	Х	7FFF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	7FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	7FFE	Х	Set Left INTL Flag
Х	L	L	7FFE	H <sup>(2)</sup>	Х	Х	Х	Χ	Х	Reset Left INTL Flag

#### NOTES:

- 1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$ .
- 2. If  $\overline{BUSY}L = VIL$ , then no change.
- 3. If  $\overline{BUSY}R = VIL$ , then no change.

## Truth Table IV — Address **BUSY**Arbitration

Inputs			Out	puts	
<u>C</u> E∟	<b>ՇĒ</b> ℝ	A0L-A14L A0R-A14R	BUS YL(1)	BUSY <sub>R</sub> (1)	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

2943 tbl 16

#### NOTES:

- 1. Pins \$\overline{BUSY}\_L\$ and \$\overline{BUSY}\_R\$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \$\overline{BUSY}\$ outputs on the IDT70V07 are pushpull, not open drain outputs. On slaves the \$\overline{BUSY}\$ input internally inhibits writes.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs of the opposite port became stable after the address and enable inputs of this port. If the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs to the opposite port became stable after the address and enable inputs of the opposite port became stable after the address and enable inputs of the opposite port became stable after the address and enable inputs of the opposite port became stable after the opposite port beca
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

## Truth Table V — Example of Semaphore Procurement Sequence (1,2,3)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTES:

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V07.
- 2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo I/O7). These eight semaphores are addressed by Ao -A2.
- 3.  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$  to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

2943 tbl 17

2943 thl 15

## **Functional Description**

The IDT70V07 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V07 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  HIGH). When a port is enabled, access to the entire memory array is permitted.

### **Interrupts**

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is asserted when the right port writes to memory location 7FFE (HEX), where a write is defined as  $\overline{\text{CE}}_R = R/\overline{W}_R = V_{IL}$  per Truth Table III. The left port clears the interrupt through access of address location 7FFE when  $\overline{\text{CE}}_L = \overline{\text{OE}}_L = V_{IL}$ ,  $R/\overline{W}$  is a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory 7FFF location 7FFF. The message (8 bits) at 7FFE or 7FFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFE and 7FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V07 RAMs.

## **Busy Logic**

Busy Logic provides a hardware indication that both ports of the SRAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the SRAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{BUSY}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{BUSY}$  outputs together and use any  $\overline{BUSY}$  indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of  $\overline{BUSY}$  logic is not desirable, the  $\overline{BUSY}$  logic can be disabled by placing the part in slave mode with the M/ $\overline{S}$  pin. Once in slave mode the  $\overline{BUSY}$  pin operates solely as a write inhibit input pin. Normal operation can be

programmed by tying the  $\overline{BUSY}$  pins HIGH. If desired, unintended write operations can be prevented to a port by tying the  $\overline{BUSY}$  pin for that port LOW

The BUSY outputs on the IDT 70V07 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.

## Width Expansion with **BUSY** Logic Master/Slave Arrays

When expanding an IDT70V07 RAM array in width while using  $\overline{\text{BUSY}}$  logic, one master part is used to decide which side of the RAM array will receive a  $\overline{\text{BUSY}}$  indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the  $\overline{\text{BUSY}}$  signal as a write inhibit signal. Thus on the IDT70V07 RAM the  $\overline{\text{BUSY}}$  pin is an output if the part is used as a master (M/ $\overline{\text{S}}$  pin = VIH), and the  $\overline{\text{BUSY}}$  pin is an input if the part used as a slave (M/ $\overline{\text{S}}$  pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating  $\overline{\text{BUSY}}$  on one side of the array and another master indicating  $\overline{\text{BUSY}}$  on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The  $\overline{\text{BUSY}}$  arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{\text{BUSY}}$  flag to be output from the master before the actual write pulse can be initiated with the  $R/\overline{W}$  signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## **Semaphores**

The IDT70V07 is an extremely fast Dual-Port 32K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port SRAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port SRAM or any other shared resource.

The Dual-Port SRAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port SRAM. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ , the Dual-Port SRAM enable, and  $\overline{\text{SEM}}$ , the semaphore enable. The  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table

I where  $\overline{CE}$  and  $\overline{SEM}$  are both HIGH.

Systems which can best use the IDT70V07 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V07's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V07 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

### **How the Semaphore Flags Work**

The semaphore logic is a set of eight latches which are independent of the Dual-Port SRAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V07 in a separate memory space from the Dual-Port SRAM. This address space is accessed by placing a LOW input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $\overline{\text{R/W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins Ao – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a LOW level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes

semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request




Figure 4. IDT70V07 Semaphore Logic

2943 drw 20

latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore

is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphorerequest latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V07's Dual-Port SRAM. Say the  $32K \times 8$  SRAM was to be divided into two  $16K \times 8$  blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 16K of Dual-Port SRAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 16K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 16K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left

side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 16K blocks of Dual-Port SRAM with each other


The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port SRAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned SRAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

**Ordering Information** 



#### NOTES:

- 1. Contact your local sales office for Industrial temp range in other speeds, packages and powers.
- 2. Green parts available. For specific speeds, packages and powers contact your local sales office.

## **Datasheet Document History:**

03/24/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections

Page 2 and 3 Added additional notes to pin configurations

06/09/99: Changed drawing format 10/14/04: Removed Preliminary status

Page 1 Added I-temp offering Page 4 Updated Capacitance table

Increased Storage Temp parameter in Absolute Maximum Rating table

Added Junction Temp to Absolute Maximum Rating table

Page 4, 5, 6, 7 & 10 Removed I-temp footnote from tables

Page 5 Added I-temp 25ns power numbers to the DC Electrical Characteristics table

DC Electrical parameters-changed wording from "open" to "disabled"

Page 5 & 6 Changed transition measurement from ±200mV to 0mV in footnotes Page 6, 7, 10, & 12 Added I-temp to all AC Electrical Characteristics table

Page 8 Updated Timing Waveform of Write Cycle No. 1, R/W Controlled Timing

Page 1 & 17 Replaced old IDTTM logo with new IDTTM logo Page 17 Added I-temp to 25ns speed grade in ordering information

01/29/09: Page 18 Removed "IDT" from orderable part number

01/30/09: Page 1 Added green availability to features

Page 18 Added green indicator to ordering information


06/28/12: Page 17 Added T&R indicator to ordering information

## **Datasheet Document History (cont'd)**

Page 1 Added 35ns to Industrial offering in Features section 01/28/13

Page 2 Removed reference to IDT's fabrication of CMOS high-performance technology in Description section

Page 6 Added 35ns Industrial Chars values to the DC Elec Chars table Page 7,8,11,13, &15 Added Industrial to the 70V07X35 column heading Page 18 Added Industrial to the 35ns speed grade in the ordering information



CORPORATE HEADQUARTERS

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com