

HIGH-SPEED 128K x 8 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

IDT709099L

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018


Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 9/12ns (max.)
 - Industrial: 9ns (max.)
- Low-power operation
 - IDT709099LActive: 1.2W (typ.)Standby: 2.5mW (typ.)
- Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

Full synchronous operation on both ports

- 4ns setup to clock and 0ns hold on all control, data, and address inputs
- Data input, address, and control registers
- Fast 9ns clock to data out in the Pipelined output mode
- Self-timed write allows fast cycle time
- 15ns cycle time, 66.7MHz operation in Pipelined output mode
- ◆ TTL- compatible, single 5V (±10%) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 100-pin Thin Quad Flatpack (TQFP) package
- Green parts available, see ordering information

Functional Block Diagram



JANUARY 2018

51


NC

4846 drw 02

Description

The IDT709099 is a high-speed 128K x 8 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709099 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{\text{CE}}\text{o}$ and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 1.2W of power.



NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

GND NC 1/07L 1/05L 1/05L 1/05L 1/05L 1/02L GND 1/00L 1/00L 1/00R 1

Pin Names

Left Port	Right Port	Names
Œ0L, CE1L	Œ0R, CE1R	Chip Enables
R/WL	R/W̄R	Read/Write Enable
ŌĒL	OE R	Output Enable
A0L - A16L	A0R - A16R	Address
I/O0L - I/O7L	I/Oor - I/O7R	Data Input/Output
CLKL	CLKR	Clock
ADS _L	Ā DSR	Address Strobe
CNTENL	<u>CNTEN</u> R	Counter Enable
<u>CNTRST</u> L	<u>CNTRST</u> _R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline
V	cc	Power
G	ND	Ground

4846 tbl 01

Truth Table I—Read/Write and Enable Control(1,2,3)

ŌĒ	CLK	Œ₀	CE1	R/W	I/O ₀₋₇	Mode
Х	↑	Н	Х	Х	High-Z	Deselected—Power Down
Х	1	Χ	L	Χ	High-Z	Deselected—Power Down
Х	1	L	Н	L	DATAIN	Write
L	1	L	Н	Н	DATAout	Read
Н	Х	L	Н	Χ	High-Z	Outputs Disabled

4846 tbl 02 NOTES:

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2. \overline{ADS} , \overline{CNTEN} , $\overline{CNTRST} = X$.
- 3. $\overline{\text{OE}}$ is an asynchronous input signal.

Truth Table II—Address Counter Control (1,2,6)

	The state of the s								
Address	Previous Address	Addr Used	CLK	ĀDS	CNTEN	CNTRST	I/O ⁽³⁾	Mode	
Х	Х	0	1	Х	Х	L	Dvo(0)	Counter Reset to Address 0	
An	Х	An	1	L ⁽⁴⁾	Х	Н	Dvo(n)	External Address Utilized	
An	Ар	Ар	1	Н	Н	Н	DVo(n)	External Address Blocked—Counter Disabled (Ap reused)	
Х	Ар	Ap + 1	1	Н	L ⁽⁵⁾	Н	DVO(n+1)	Counter Enable—Internal Address Generation	

4846 tbl 03 NOTES:

- 1. "H" = V_{IH} , "L" = V_{IL} , "X" = Don't Care.
- 2. \overline{CE}_0 and $\overline{OE} = V_{IL}$; CE₁ and R/ $\overline{W} = V_{IH}$.
- 3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS is independent of all other signals including CEo and CE1.
 5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo and CE1.
- 6. While an external address is being loaded $(\overline{ADS} = VIL)$, $R/\overline{W} = VIH$ is recommended to ensure data is not written arbitrarily.

Recommended Operating Temperature and Supply Voltage

				J	
Grade		Ambient Temperature ⁽²⁾	GND	Vcc	
Commerc	ial	0°C to +70°C	0V	5.0V <u>+</u> 10%	
Industrial		-40°C to +85°C	0V	5.0V <u>+</u> 10%	

4846 tbl 04

1. This is the parameter Ta. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0 ⁽¹⁾	V
VIL	Input Low Voltage	-0.5 ⁽²⁾	_	0.8	V

NOTES:

- 1. VTERM must not exceed Vcc + 10%.
- 2. $VIL \ge -1.5V$ for pulse width less than 10ns.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	>
TBIAS	Temperature Under Bias	-55 to +125	۰C
Tstg	Storage Temperature	-65 to +150	٥C
ЮИТ	DC Output Current	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20 mA for the period of VTERM $\geq Vcc + 10\%$.

Capacitance⁽¹⁾

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	9	pF
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF

NOTES:

4846 thl 07

- 1. These parameters are determined by device characterization, but are not
- 2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)

			709099L		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, $Vin = 0V$ to Vcc	Ī	5	μΑ
ILO	Output Leakage Current	CE0 = ViH or CE1 = ViL, Vouτ = 0V to Vcc	-	5	μΑ
Vol	Output Low Voltage	IoL = +4mA	Ī	0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4	_	V

1. At Vcc ≤ 2.0V input leakages are undefined.

4846 tbl 08

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(3)}$ (Vcc = 5V \pm 10%)

					7090° Coi & I	m'l	70909 Com'l		
Symbol	Parameter	Test Condition	Versio	on	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
Icc	Dynamic Operating Current	CEL and CER= VIL	COM'L	L	250	400	230	355	mA
	(Both Ports Active)	Outputs Disabled f = fMAX ⁽¹⁾	IND	L	300	430	_	_	
ISB1	Standby Current	$\overline{CE}L = \overline{CE}R = VIH$ $f = fMAX^{(1)}$	COM'L	L	80	135	70	110	mA
	(Both Ports - TTL Level Inputs)		IND	L	95	160			
ISB2	Standby Current	- TTL \overline{CE} "B" = VIH ⁽³⁾	COM'L	L	175	275	150	240	mA
	(One Port - TTL Level Inputs)		IND	L	195	295			
ISB3	Full Standby Current (Both Ports -	Both Ports CER and	COM'L	L	0.5	3.0	0.5	3.0	mA
	CMOS Level Inputs)	CEL ≥ VCC - 0.2V VIN ≥ VCC - 0.2V or VIN ≤ 0.2V, $f = 0^{(2)}$	IND	L	0.5	6.0			
ISB4	Full Standby Current	\overline{CE} "A" $\leq 0.2V$ and	COM'L	L	170	270	140	225	mA
	(One Port - CMOS Level Inputs)	$\overline{\text{CE}}$ "B" \geq VCC - 0.2V ⁽⁵⁾ VIN \geq VCC - 0.2V or VIN \leq 0.2V, Active Port Outputs Disabled, f = fMAX ⁽¹⁾	IND	L	190	290			

NOTES:

4846 tbl 09

- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. lcc pc(f=0) = 150mA (Typ).
- 5. $\overline{CE}x = V_{IL} \text{ means } \overline{CE}_{0x} = V_{IL} \text{ and } CE_{1x} = V_{IH}$
 - $\overline{CE}x = VIH \text{ means } \overline{CE}_{0X} = VIH \text{ or } CE_{1X} = VIL$

 - $$\label{eq:constraint} \begin{split} \overline{CE}x &\leq 0.2V \text{ means } \overline{CE}ox \leq 0.2V \text{ and } CE_{1}x \geq Vcc 0.2V \\ \overline{CE}x &\geq Vcc 0.2V \text{ means } \overline{CE}ox \geq Vcc 0.2V \text{ or } CE_{1}x \leq 0.2V \end{split}$$
 - "X" represents "L" for left port or "R" for right port.

^{1.} At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of

AC Test Conditions

710 TOST OUTBITTIONS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

4846 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz). *Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).


AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)⁽³⁾ (Vcc = 5V + 10%=)

	and Write Cycle Timing) ⁽³⁾ (Vcc = 5\	7090 Co)99L9 om'l Ind	709099L12 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽²⁾	25		30		ns
tcyc2	Clock Cycle Time (Pipelined) ⁽²⁾	15		20		ns
tcн1	Clock High Time (Flow-Through) ⁽²⁾	12		12		ns
tcl1	Clock Low Time (Flow-Through) ⁽²⁾	12	_	12	_	ns
tcH2	Clock High Time (Pipelined) ⁽²⁾	6	_	8	_	ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	6	_	8	_	ns
tr	Clock Rise Time	_	3		3	ns
tF	Clock Fall Time	_	3		3	ns
tsa	Address Setup Time	4	—	4		ns
tha	Address Hold Time	1		1		ns
tsc	Chip Enable Setup Time	4	_	4		ns
thc	Chip Enable Hold Time	1		1		ns
tsw	R/W Setup Time	4	_	4	_	ns
thw	R/W Hold Time	1		1		ns
tsd	Input Data Setup Time	4	_	4		ns
thd	Input Data Hold Time	1	—	1		ns
tsad	ADS Setup Time	4		4		ns
thad	ADS Hold Time	1		1		ns
tscn	CNTEN Setup Time	4	_	4	_	ns
thcn	CNTEN Hold Time	1	_	1	_	ns
tsrst	CNTRST Setup Time	4	_	4		ns
thrst	CNTRST Hold Time	1	_	1		ns
toe	Output Enable to Data Valid	_	12		12	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2	_	2		ns
tонz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	ns
tcD1	Clock to Data Valid (Flow-Through) ⁽²⁾	_	20	_	25	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾	_	9	_	12	ns
toc	Data Output Hold After Clock High	2		2		ns
tckhz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	ns
tcklz	Clock High to Output Low-Z ⁽¹⁾	2	_	2		ns
Port-to-Port I		<u> </u>		•		
tcwdd	Write Port Clock High to Read Data Delay	_	35	_	40	ns
tccs	Clock-to-Clock Setup Time	_	15	_	15	ns


4846 tbl 11

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.
- 2. The Pipelined output parameters (tcyc2, tcb2) to either the Left or Right ports when FT/PIPE = VIH. Flow-Through parameters (tcyc1, tcb1) apply when FT/PIPE = VIL for that port.
- 3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER and FT/PIPEL.

Timing Waveform of Read Cycle for Flow-Through Output (**FT**/PIPE"x" = VIL)(3,6)




Timing Waveform of Read Cycle for Pipelined Operation $(FT/PIPE"x" = VIH)^{(3,6)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. $\overline{ADS} = VIL \text{ and } \overline{CNTRST} = VIH.$
- 4. The output is disabled (High-Impedance state) by $\overline{\text{CE}}_0 = \text{V}_{\text{IL}}$ or $\text{CE}_1 = \text{V}_{\text{IL}}$ following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. 'X' here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)




Timing Waveform of Write with Port-to-Port Flow-Through Read^(4,5,7)




- B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709099 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. $\overline{\text{OE}}$, and $\overline{\text{ADS}}$ = VIL; CE1(B1), CE1(B2), R/ $\overline{\text{W}}$ and $\overline{\text{CNTRST}}$ = VIH.
- 3. Transition is measured ±200mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. $\overline{\text{CE}}_0$ and $\overline{\text{ADS}} = \text{VIL}$; CE1 and $\overline{\text{CNTRST}} = \text{VIH}$.
- 5. $\overline{OE} = VIL$ for the Right Port, which is being read from. $\overline{OE} = VIH$ for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** = VIL)(3)




Timing Waveforn of Pipelined Read-to-Write-to-Read (**OE** Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. $\overline{\text{CE}}_0$ and $\overline{\text{ADS}} = \text{VIL}$; CE1 and $\overline{\text{CNTRST}} = \text{VIH}$. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** = VIL)(3)




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3. CEo and ADS = VIL; CE1 and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{1L}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




- 1. \overline{CE}_0 and $\overline{OE} = V_{IL}$; CE_1 , R/\overline{W} , and $\overline{CNTRST} = V_{IH}$.
- 2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- I. \overline{CE}_0 and $R/\overline{W} = V_{IL}$; CE1 and $\overline{CNTRST} = V_{IH}$.
- CE0 = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

A Functional Description

The IDT709099 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}\text{O} = \text{VIL}$ or CE1 = VIL for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709099's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{\text{CE}}\text{O} = \text{VIL}$ and CE1 = VIH to reactivate the outputs.

Depth and Width Expansion

The IDT709099 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The 709099 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 16-bit or wider applications.





Figure 4. Depth and Width Expansion with IDT709099

4846 drw 20





NOTES:
1. Industrial temperature range is available. For specific other, packages and powers contact your sales office.

2. Green parts available. For specific speeds, packages and powers contact your sales office.

LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

Datasheet Document History

9/30/99: Initial Public Release
11/10/99: Replaced IDT logo
12/22/99: Page 1 Added missing diamond

1/5/01: Page 3 Changed information in Truth Table II

Page 4 Increased storage temperature parameter

Clarified TA parameter

Page 5 DC Electrical parameters-changed wording from "open" to "disabled"

Added overbar to CE in notes Changed ±200mV to 0mV in notes Removed Preliminary status

11/09/01: Page 2 Added date revision for pin configuration

Page 5 & 7 Added Industrial temp to column heading and values for 9ns speed to DC & AC Electrical Characteristics

Page 15 Added Industrial temp offering to 9ns ordering information

Page 4, 5 & 7 Removed Industrial temp footnote from all tables

Datasheet Document History (continued)

08/20/10: Page 1 Added green parts availability to features	
Page 15 Added green indicator to ordering information	
Page 7 In order to correct the header notes of the AC Elect Chars Table and align them with the Industrial tempra	ınge
values located in the table, the commercial TA header note has been removed	
Pages 8-11 In order to correct the footnotes of timing diagrams, CNTEN has been removed to reconcile the footn	otes
with the CNTEN logic definition found in Truth Table II - Address Counter Control	
Page 1 Removed the 7.5ns speed grade from the commercial offering	
Page 5 Removed the 7ns speed grade from the commercial offering in the DC Electrical Characteristics tab	e
Page 7 Removed the 7ns speed grade from the commercial offering in the AC Electrical Characteristics table	е
Page 15 Removed the 7ns speed grade from the commercial offering in the ordering information	
04/08/15: Page 1 Numbers for Piplined Output Mode updated: includes clock to data out, cycle time and operation	
Page 2 Removed IDT in reference to fabrication	
Page 2 &16 The package code PN100-1 changed to PN100 to match standard package codes	
Page 6 Corrected typo in the Typical Output Derating(Lumped Capitive Load) diagram	
Page 16 Added Tape and Reel to Ordering Information	
01/24/18: Product Discontinuation Notice - PDN# SP-17-02	
Last time buy expires June 15, 2018	



6024 Silver Creek Valley Road San Jose, CA 95138

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com