



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# MPC5746C Microcontroller Datasheet

## Features

- 1 × 160 MHz Power Architecture® e200z4 Dual issue, 32-bit CPU
  - Single precision floating point operations
  - 8 KB instruction cache and 4 KB data cache
  - Variable length encoding (VLE) for significant code density improvements
- 1 x 80 MHz Power Architecture® e200z2 Single issue, 32-bit CPU
  - Using variable length encoding (VLE) for significant code size footprint reduction
- End to end ECC
  - All bus masters, for example, cores, generate a single error correction, double error detection (SECDED) code for every bus transaction
  - SECDED covers 64-bit data and 29-bit address
- Memory interfaces
  - 3 MB on-chip flash memory supported with the flash memory controller
  - 3 x flash memory page buffers (3-port flash memory controller)
  - 384 KB on-chip SRAM across three RAM ports
- Clock interfaces
  - 8-40 MHz external crystal (FXOSC)
  - 16 MHz IRC (FIRC)
  - 128 KHz IRC (SIRC)
  - 32 KHz external crystal (SXOSC)
  - Clock Monitor Unit (CMU)
  - Frequency modulated phase-locked loop (FMPLL)
  - Real Time Counter (RTC)
- System Memory Protection Unit (SMPU) with up to 32 region descriptors and 16-byte region granularity
- 16 Semaphores to manage access to shared resources
- Interrupt controller (INTC) capable of routing interrupts to any CPU

# MPC5746C

- Crossbar switch architecture for concurrent access to peripherals, flash memory, and RAM from multiple bus masters
- 32-channel eDMA controller with multiple transfer request sources using DMAMUX
- Boot Assist Flash (BAF) supports internal flash programming via a serial link (SCI)
- Analog
  - Two analog-to-digital converters (ADC), one 10-bit and one 12-bit
  - Three analog comparators
  - Cross Trigger Unit to enable synchronization of ADC conversions with a timer event from the eMOS or from the PIT
- Communication
  - Four Deserial Serial Peripheral Interface (DSPI)
  - Four Serial Peripheral interface (SPI)
  - 16 serial communication interface (LIN) modules
  - Eight enhanced FlexCAN3 with FD support
  - Four inter-IC communication interface (I2C)
  - ENET complex (10/100 Ethernet) that supports Multi queue with AVB support, 1588, and MII/RMII
  - Dual-channel FlexRay controller
- Audio
  - Synchronous Audio Interface (SAI)
  - Fractional clock dividers (FCD) operating in conjunction with the SAI
- Configurable I/O domains supporting FlexCAN, LINFlexD, Ethernet, and general I/O
- Supports wake-up from low power modes via the WKPU controller
- On-chip voltage regulator (VREG)

- Debug functionality
  - e200z2 core:NDI per IEEE-ISTO 5001-2008 Class3+
  - e200z4 core: NDI per IEEE-ISTO 5001-2008 Class 3+
- Timer
  - 16 Periodic Interrupt Timers (PITs)
  - Two System Timer Modules (STM)
  - Three Software Watchdog Timers (SWT)
  - 64 Configurable Enhanced Modular Input Output Subsystem (eMIOS) channels
- Device/board boundary Scan testing supported with Joint Test Action Group (JTAG) of IEEE 1149.1 and IEEE 1149.7 (CJTAG)
- Security
  - Hardware Security Module (HSMv2)
  - Password and Device Security (PASS) supporting advanced censorship and life-cycle management
  - One Fault Collection and Control Unit (FCCU) to collect faults and issue interrupts
- Functional Safety
  - ISO26262 ASIL-B compliance
- Multiple operating modes
  - Includes enhanced low power operation

# Table of Contents

1	Block diagram.....	4
2	Family comparison.....	4
3	Ordering parts.....	8
3.1	Determining valid orderable parts .....	8
3.2	Ordering Information .....	9
4	General.....	9
4.1	Absolute maximum ratings.....	9
4.2	Recommended operating conditions.....	11
4.3	Voltage regulator electrical characteristics.....	13
4.4	Voltage monitor electrical characteristics.....	17
4.5	Supply current characteristics.....	18
4.6	Electrostatic discharge (ESD) characteristics.....	22
4.7	Electromagnetic Compatibility (EMC) specifications....	23
5	I/O parameters.....	23
5.1	AC specifications @ 3.3 V Range.....	23
5.2	DC electrical specifications @ 3.3V Range.....	24
5.3	AC specifications @ 5 V Range.....	25
5.4	DC electrical specifications @ 5 V Range.....	25
5.5	Reset pad electrical characteristics.....	26
5.6	PORST electrical specifications.....	28
6	Peripheral operating requirements and behaviours.....	28
6.1	Analog.....	28
6.1.1	ADC electrical specifications.....	28
6.1.2	Analog Comparator (CMP) electrical specifications.....	33
6.2	Clocks and PLL interfaces modules.....	34
6.2.1	Main oscillator electrical characteristics.....	34
6.2.2	32 kHz Oscillator electrical specifications .....	36
6.2.3	16 MHz RC Oscillator electrical specifications.....	36
6.2.4	128 KHz Internal RC oscillator Electrical specifications .....	37
6.2.5	PLL electrical specifications .....	37
6.3	Memory interfaces.....	38
6.3.1	Flash memory program and erase specifications.....	38
6.3.2	Flash memory Array Integrity and Margin Read specifications.....	39
6.3.3	Flash memory module life specifications.....	40
6.3.4	Data retention vs program/erase cycles.....	40
6.3.5	Flash memory AC timing specifications.....	41
6.3.6	Flash read wait state and address pipeline control settings .....	42
6.4	Communication interfaces.....	43
6.4.1	DSPI timing.....	43
6.4.2	FlexRay electrical specifications.....	49
6.4.2.1	FlexRay timing.....	49
6.4.2.2	TxEN.....	49
6.4.2.3	TxD.....	50
6.4.2.4	RxD.....	51
6.4.3	Ethernet switching specifications.....	52
6.4.4	SAI electrical specifications .....	53
6.5	Debug specifications.....	55
6.5.1	JTAG interface timing .....	55
6.5.2	Nexus timing.....	58
6.5.3	WKPU/NMI timing.....	60
6.5.4	External interrupt timing (IRQ pin).....	61
7	Thermal attributes.....	61
7.1	Thermal attributes.....	61
8	Dimensions.....	65
8.1	Obtaining package dimensions .....	65
9	Pinouts.....	66
9.1	Package pinouts and signal descriptions.....	66
10	Reset sequence.....	66
10.1	Reset sequence.....	66
10.1.1	Reset sequence duration.....	66
10.1.2	BAF execution duration.....	66
10.1.3	Reset sequence description.....	67
11	Revision History.....	69
11.1	Revision History.....	69

# 1 Block diagram




Figure 1. MPC5746C block diagram

## 2 Family comparison

The following table provides a summary of the different members of the MPC5746C family and their proposed features. This information is intended to provide an understanding of the range of functionality offered by this family. For full details of all of the family derivatives please contact your marketing representative.

**NOTE**

All optional features (Flash memory, RAM, Peripherals) start with lowest number or address (e.g., FlexCAN0) and end at highest available number or address (e.g., MPC574xB/C have 6 CAN, ending with FlexCAN5).

**Table 1. MPC5746C Family Comparison<sup>1</sup>**

Feature	MPC5745B	MPC5744B	MPC5746B	MPC5744C	MPC5745C	MPC5746C				
CPUs	e200z4	e200z4	e200z4	e200z4 e200z2	e200z4 e200z2	e200z4 e200z2				
FPU	e200z4	e200z4	e200z4	e200z4	e200z4	e200z4				
Maximum Operating Frequency <sup>2</sup>	160MHz (Z4)	160MHz (Z4)	160MHz (Z4)	160MHz (Z4) 80MHz (Z2)	160MHz (Z4) 80MHz (Z2)	160MHz (Z4) 80MHz (Z2)				
Flash memory	2 MB	1.5 MB	3 MB	1.5 MB	2 MB	3 MB				
EEPROM support	Emulated up to 64K			Emulated up to 64K						
RAM	256 KB	192 KB	384 KB (Optional 512KB) <sup>3, 3</sup>	192 KB	256 KB	384 KB (Optional 512KB) <sup>3</sup>				
ECC	End to End									
SMPU	16 entry									
DMA	32 channels									
10-bit ADC	36 Standard channels 32 External channels									
12-bit ADC	15 Precision channels 16 Standard channels									
Analog Comparator	3									
BCTU	1									
SWT	1, SWT[0] <sup>4</sup>		2 <sup>4</sup>							
STM	1, STM[0]		2							
PIT-RTI	16 channels PIT 1 channels RTI									
RTC/API	1									
Total Timer I/O <sup>5</sup>	64 channels 16-bits									
LINFlexD	1 Master and Slave (LINFlexD[0], 11 Master (LINFlexD[1:11]))		1 Master and Slave (LINFlexD[0], 15 Master (LINFlexD[1:15]))							
FlexCAN	6 with optional CAN FD support (FlexCAN[0:5])			8 with optional CAN FD support (FlexCAN[0:7])						
DSPI/SPI	4 x DSPI 4 x SPI									

Table continues on the next page...

## Family comparison

**Table 1. MPC5746C Family Comparison1 (continued)**

Feature	MPC5745B	MPC5744B	MPC5746B	MPC5744C	MPC5745C	MPC5746C
I <sup>2</sup> C	4	4	4		4	
SAI/I <sup>2</sup> S	3	3	3		3	
FXOSC			8 - 40 MHz			
SXOSC				32 KHz		
FIRC				16 MHz		
SIRC				128 KHz		
FMPLL				1		
Low Power Unit (LPU)				Yes		
FlexRay 2.1 (dual channel)	Yes, 128 MB	Yes, 128 MB	Yes, 128 MB		Yes, 128 MB	
Ethernet (RMII, MII + 1588, Multi queue AVB support)	1	1	1		1	
CRC				1		
MEMU				2		
STCU2				1		
HSM-v2 (security)				Optional		
Censorship				Yes		
FCCU				1		
Safety level			Specific functions ASIL-B certifiable			
User MBIST				Yes		
I/O Retention in Standby				Yes		
GPIO <sup>6</sup>			Up to 264 GPI and up to 246 GPIO			
Debug				JTAGC, cJTAG		
Nexus			Z4 N3+ (Only available on 324BGA (development only) ) Z2 N3+ (Only available on 324BGA (development only) )			
Packages	176 LQFP-EP 256 BGA 100 BGA	176 LQFP-EP 256 BGA 100 BGA	176 LQFP-EP 256 BGA 100 BGA	176 LQFP-EP 256 BGA 100 BGA	176 LQFP-EP 256 BGA 100 BGA	176 LQFP-EP 256 BGA, 324 BGA (development only) 100 BGA

1. Feature set dependent on selected peripheral multiplexing, table shows example. Peripheral availability is package dependent.
2. Based on 125°C ambient operating temperature and subject to full device characterization.
3. Contact NXP representative for part number
4. Additional SWT included when HSM option selected
5. See device datasheet and reference manual for information on timer channel configuration and functions.
6. Estimated I/O count for largest proposed packages based on multiplexing with peripherals.

**Table 2. MPC5746C Family Comparison - NVM Memory Map 1**

Start Address	End Address	Flash block	RWW partition	MPC5744	MPC5745	MPC5746
0x01000000	0x0103FFFF	256 KB code Flash block 0	6	available	available	available
0x01040000	0x0107FFFF	256 KB code Flash block 1	6	available	available	available
0x01080000	0x010BFFFF	256 KB code Flash block 2	6	available	available	available
0x010C0000	0x010FFFFFF	256 KB code Flash block3	6	available	available	available
0x01100000	0x0113FFFF	256 KB code Flash block 4	6	not available	available	available
0x01140000	0x0117FFFF	256 KB code Flash block 5	7	not available	available	available
0x01180000	0x011BFFFF	256 KB code Flash block 6	7	not available	not available	available
0x011C0000	0x011FFFFFF	256 KB code Flash block 7	7	not available	not available	available
0x01200000	0x0123FFFF	256 KB code Flash block 8	7	not available	not available	available
0x01240000	0x0127FFFF	256 KB code Flash block 9	7	not available	not available	not available

**Table 3. MPC5746C Family Comparison - NVM Memory Map 2**

Start Address	End Address	Flash block	RWW partition	MPC5744B	MPC5744C
				MPC5745B	MPC5745C
				MPC5746B	MPC5746C
0x00F90000	0x00F93FFF	16 KB data Flash	2	available	available
0x00F94000	0x00F97FFF	16 KB data Flash	2	available	available
0x00F98000	0x00F9BFFF	16 KB data Flash	2	available	available
0x00F9C000	0x00F9FFFF	16 KB data Flash	2	available	available
0x00FA0000	0x00FA3FFF	16 KB data Flash	3	not available	available
0x00FA4000	0x00FA7FFF	16 KB data Flash	3	not available	available
0x00FA8000	0x00FABFFF	16 KB data Flash	3	not available	available
0x00FAC000	0x00FAFFFF	16 KB data Flash	3	not available	available

**Table 4. MPC5746C Family Comparison - RAM Memory Map**

Start Address	End Address	Allocated size	Description	MPC5744	MPC5745	MPC5746
0x40000000	0x40001FFF	8 KB	SRAM0	available	available	available
0x40002000	0x4000FFFF	56 KB	SRAM1	available	available	available
0x40010000	0x4001FFFF	64 KB	SRAM2	available	available	available
0x40020000	0x4002FFFF	64 KB	SRAM3	available	available	available

Table continues on the next page...

**Table 4. MPC5746C Family Comparison - RAM Memory Map (continued)**


Start Address	End Address	Allocated size	Description	MPC5744	MPC5745	MPC5746
0x40030000	0x4003FFFF	64 KB	SRAM4	not available	available	available
0x40040000	0x4004FFFF	64 KB	SRAM5	not available	not available	available
0x40050000	0x4005FFFF	64 KB	SRAM6	not available	not available	available
0x40060000	0x4006FFFF	64 KB	SRAM7	not available	not available	optional
0x40070000	0x4007FFFF	64 KB	SRAM8	not available	not available	optional

## 3 Ordering parts

### 3.1 Determining valid orderable parts

To determine the orderable part numbers for this device, go to [www.nxp.com](http://www.nxp.com) and perform a part number search for the following device number: MPC5746C.

## 3.2 Ordering Information



## 4 General

### 4.1 Absolute maximum ratings

#### NOTE

Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in [Table 5](#) for specific conditions

Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.

**Table 5. Absolute maximum ratings**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Max	Unit
$V_{DD\_HV\_A}$ , $V_{DD\_HV\_B}$ , $V_{DD\_HV\_C}$ <sup>2,3</sup>	3.3 V - 5.5V input/output supply voltage	—	-0.3	6.0	V
$V_{DD\_HV\_FLA}$ <sup>4,5</sup>	3.3 V flash supply voltage (when supplying from an external source in bypass mode)	—	-0.3	3.63	V
$V_{DD\_LP\_DEC}$ <sup>6</sup>	Decoupling pin for low power regulators <sup>7</sup>	—	-0.3	1.32	V
$V_{DD\_HV\_ADC1\_REF}$ <sup>8</sup>	3.3 V / 5.0 V ADC1 high reference voltage	—	-0.3	6	V
$V_{DD\_HV\_ADC0}$	3.3 V to 5.5V ADC supply voltage	—	-0.3	6.0	V
$V_{DD\_HV\_ADC1}$					
$V_{SS\_HV\_ADC0}$	3.3V to 5.5V ADC supply ground	—	-0.1	0.1	V
$V_{SS\_HV\_ADC1}$					
$V_{DD\_LV}$ <sup>9, 10, 10, 11, 11, 12</sup>	Core logic supply voltage	—	-0.3	1.32	V
$V_{INA}$	Voltage on analog pin with respect to ground ( $V_{SS\_HV}$ )	—	-0.3	Min ( $V_{DD\_HV\_x}$ , $V_{DD\_HV\_ADCx}$ , $V_{DD\_ADCx\_REF}$ ) +0.3	V
$V_{IN}$	Voltage on any digital pin with respect to ground ( $V_{SS\_HV}$ )	Relative to $V_{DD\_HV\_A}$ , $V_{DD\_HV\_B}$ , $V_{DD\_HV\_C}$	-0.3	$V_{DD\_HV\_x} + 0.3$	V
$I_{INJPAD}$	Injected input current on any pin during overload condition	Always	-5	5	mA
$I_{INJSUM}$	Absolute sum of all injected input currents during overload condition	—	-50	50	mA
$T_{ramp}$	Supply ramp rate	—	0.5 V / min	100V/ms	—
$T_A$ <sup>13</sup>	Ambient temperature	—	-40	125	°C
$T_{STG}$	Storage temperature	—	-55	165	°C

1. All voltages are referred to  $VSS\_HV$  unless otherwise specified
2.  $VDD\_HV\_B$  and  $VDD\_HV\_C$  are common together on the 176 LQFP-EP package.
3. Allowed  $V_{DD\_HV\_x} = 5.5\text{--}6.0$  V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset,  $T_J = 150$  °C, remaining time at or below 5.5 V.
4.  $VDD\_HV\_FLA$  must be connected to  $VDD\_HV\_A$  when  $VDD\_HV\_A = 3.3$  V
5.  $VDD\_HV\_FLA$  must be disconnected from ANY power sources when  $VDD\_HV\_A = 5$  V
6. This pin should be decoupled with low ESR 1  $\mu$ F capacitor.
7. Not available for input voltage, only for decoupling internal regulators
8. 10-bit ADC does not have dedicated reference and its reference is bonded to 10-bit ADC supply( $VDD\_HV\_ADC0$ ) inside the package.
9. Allowed 1.45 – 1.5 V for 60 seconds cumulative time at maximum  $T_J = 150$  °C, remaining time as defined in footnotes 10 and 11.
10. Allowed 1.38 – 1.45 V – for 10 hours cumulative time at maximum  $T_J = 150$  °C, remaining time as defined in footnote 11.
11. 1.32 – 1.38 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.326 V at maximum  $T_J = 150$  °C.
12. If HVD on core supply ( $V_{HVD\_LV\_x}$ ) is enabled, it will generate a reset when supply goes above threshold.
13.  $T_J=150^\circ\text{C}$ . Assumes  $T_A=125^\circ\text{C}$ 
  - Assumes maximum 0JA for 2s2p board. See [Thermal attributes](#)

## 4.2 Recommended operating conditions

The following table describes the operating conditions for the device, and for which all specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded in order to guarantee proper operation and reliability. The ranges in this table are design targets and actual data may vary in the given range.

### NOTE

- For normal device operations, all supplies must be within operating range corresponding to the range mentioned in following tables. This is required even if some of the features are not used.
- If VDD\_HV\_A is in 3.3V range, VDD\_HV\_FLA should be externally supplied using a 3.3V source. If VDD\_HV\_A is in 3.3V range, VDD\_HV\_FLA should be shorted to VDD\_HV\_A.
- VDD\_HV\_A, VDD\_HV\_B and VDD\_HV\_C are all independent supplies and can each be set to 3.3V or 5V. The following tables: 'Recommended operating conditions (VDD\_HV\_x = 3.3 V)' and table 'Recommended operating conditions (VDD\_HV\_x = 5 V)' specify their ranges when configured in 3.3V or 5V respectively.

**Table 6. Recommended operating conditions ( $V_{DD\_HV\_x} = 3.3\text{ V}$ )**

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
$V_{DD\_HV\_A}$	HV IO supply voltage	—	3.15	3.6	V
$V_{DD\_HV\_B}$					
$V_{DD\_HV\_C}$					
$V_{DD\_HV\_FLA}$ <sup>3</sup>	HV flash supply voltage	—	3.15	3.6	V
$V_{DD\_HV\_ADC1\_REF}$	HV ADC1 high reference voltage	—	3.0	5.5	V
$V_{DD\_HV\_ADC0}$	HV ADC supply voltage	—	$\max(V_{DD\_H\_V\_A}, V_{DD\_H\_V\_B}, V_{DD\_H\_V\_C}) - 0.05$	3.6	V
$V_{DD\_HV\_ADC1}$					
$V_{SS\_HV\_ADC0}$	HV ADC supply ground	—	-0.1	0.1	V
$V_{SS\_HV\_ADC1}$					
$V_{DD\_LV}$ <sup>4, 5</sup>	Core supply voltage	—	1.2	1.32	V
$V_{IN1\_CMP\_REF}$ <sup>6, 7</sup>	Analog Comparator DAC reference voltage	—	3.15	3.6	V
$I_{INJPAD}$	Injected input current on any pin during overload condition	—	-3.0	3.0	mA

*Table continues on the next page...*

**Table 6. Recommended operating conditions ( $V_{DD\_HV\_x} = 3.3$  V) (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
$T_A^8$	Ambient temperature under bias	$f_{CPU} \leq 160$ MHz	-40	125	°C
$T_J$	Junction temperature under bias	—	-40	150	°C

1. All voltages are referred to  $V_{SS\_HV}$  unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3.  $VDD\_HV\_FLA$  must be connected to  $VDD\_HV\_A$  when  $VDD\_HV\_A = 3.3$  V
4. Only applicable when supplying from external source.
5.  $VDD\_LV$  supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating.
6.  $VIN1\_CMP\_REF \leq VDD\_HV\_A$
7. This supply is shorted  $VDD\_HV\_A$  on lower packages.
8.  $T_J=150$  °C. Assumes  $T_A=125$  °C
  - Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#)

### NOTE

If  $VDD\_HV\_A$  is in 5V range, it is necessary to use internal Flash supply 3.3V regulator.  $VDD\_HV\_FLA$  should not be supplied externally and should only have decoupling capacitor.

**Table 7. Recommended operating conditions ( $V_{DD\_HV\_x} = 5$  V)**

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
$V_{DD\_HV\_A}$	HV IO supply voltage	—	4.5	5.5	V
$V_{DD\_HV\_B}$					
$V_{DD\_HV\_C}$					
$V_{DD\_HV\_FLA}^3$	HV flash supply voltage	—	3.15	3.6	V
$V_{DD\_HV\_ADC1\_REF}$	HV ADC1 high reference voltage	—	3.15	5.5	V
$V_{DD\_HV\_ADC0}$	HV ADC supply voltage	—	max( $V_{DD\_HV\_A}$ , $V_{DD\_HV\_B}$ , $V_{DD\_HV\_C}$ ) - 0.05	5.5	V
$V_{DD\_HV\_ADC1}$					
$V_{SS\_HV\_ADC0}$	HV ADC supply ground	—	-0.1	0.1	V
$V_{SS\_HV\_ADC1}$					
$V_{DD\_LV}^4$	Core supply voltage	—	1.2	1.32	V
$V_{IN1\_CMP\_REF}^{5,6}$	Analog Comparator DAC reference voltage	—	3.15	5.5 <sup>5</sup>	V
$I_{INJPAD}$	Injected input current on any pin during overload condition	—	-3.0	3.0	mA
$T_A^7$	Ambient temperature under bias	$f_{CPU} \leq 160$ MHz	-40	125	°C
$T_J$	Junction temperature under bias	—	-40	150	°C

1. All voltages are referred to  $V_{SS\_HV}$  unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3. When  $VDD\_HV$  is in 5 V range,  $VDD\_HV\_FLA$  cannot be supplied externally. This pin is decoupled with  $C_{flash\_reg}$ .

4. VDD\_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating
5. VIN1\_CMP\_REF  $\leq$  VDD\_HV\_A
6. This supply is shorted VDD\_HV\_A on lower packages.
7.  $T_J=150^{\circ}\text{C}$ . Assumes  $T_A=125^{\circ}\text{C}$ 
  - Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#)

## 4.3 Voltage regulator electrical characteristics


The voltage regulator is composed of the following blocks:

- Choice of generating supply voltage for the core area.
  - Control of external NPN ballast transistor
  - Generating core supply using internal ballast transistor
  - Connecting an external 1.25 V (nominal) supply directly without the NPN ballast
- Internal generation of the 3.3 V flash supply when device connected in 5V applications
- External bypass of the 3.3 V flash regulator when device connected in 3.3V applications
- Low voltage detector - low threshold (LVD\_IO\_A\_LO) for V<sub>DD\_HV\_IO\_A</sub> supply
- Low voltage detector - high threshold (LVD\_IO\_A\_Hi) for V<sub>DD\_HV\_IO\_A</sub> supply
- Low voltage detector (LVD\_FLASH) for 3.3 V flash supply (VDD\_HV\_FLA)
- Various low voltage detectors (LVD\_LV\_x)
- High voltage detector (HVD\_LV\_cold) for 1.2 V digital core supply (VDD\_LV)
- Power on Reset (POR\_LV) for 1.25 V digital core supply (VDD\_LV)
- Power on Reset (POR\_HV) for 3.3 V to 5 V supply (VDD\_HV\_A)

The following bipolar transistors<sup>1</sup> are supported, depending on the device performance requirements. As a minimum the following must be considered when determining the most appropriate solution to maintain the device under its maximum power dissipation capability: current, ambient temperature, mounting pad area, duty cycle and frequency for Idd, collector voltage, etc

---

1. BCP56, MCP68 and MJD31 are guaranteed ballasts.

**Figure 2. Voltage regulator capacitance connection****NOTE**

On BGA, VSS\_LV and VSS\_HV have been joined on substrate and renamed as VSS.

**Table 8. Voltage regulator electrical specifications**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$C_{fp\_reg}$ <sup>1</sup>	External decoupling / stability capacitor	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2 <sup>2</sup>	3	$\mu F$
	Combined ESR of external capacitor	—	0.001	—	0.03	Ohm
$C_{lp/ulp\_reg}$	External decoupling / stability capacitor for internal low power regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.8	1	1.4	$\mu F$
	Combined ESR of external capacitor	—	0.001	—	0.1	Ohm
$C_{be\_fpreg}$ <sup>3</sup>	Capacitor in parallel to base-emitter	BCP68 and BCP56		3.3		nF
		MJD31		4.7		

*Table continues on the next page...*

**Table 8. Voltage regulator electrical specifications (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$C_{\text{flash\_reg}}^4$	External decoupling / stability capacitor for internal Flash regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2	3	$\mu\text{F}$
	Combined ESR of external capacitor	—	0.001	—	0.03	Ohm
$C_{\text{HV\_VDD\_A}}$	VDD_HV_A supply capacitor <sup>5, 5</sup>	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	$\mu\text{F}$
$C_{\text{HV\_VDD\_B}}$	VDD_HV_B supply capacitor <sup>5</sup>	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	$\mu\text{F}$
$C_{\text{HV\_VDD\_C}}$	VDD_HV_C supply capacitor <sup>5</sup>	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	$\mu\text{F}$
$C_{\text{HV\_ADC0}}$ $C_{\text{HV\_ADC1}}$	HV ADC supply decoupling capacitances	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	$\mu\text{F}$
$C_{\text{HV\_ADR}}^6$	HV ADC SAR reference supply decoupling capacitances	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.47	—	—	$\mu\text{F}$
$V_{\text{DD\_HV\_BALLAST}}^7$	FPREG Ballast collector supply voltage	When collector of NPN ballast is directly supplied by an on board supply source (not shared with VDD_HV_A supply pin) without any series resistance, that is, $R_{\text{C\_BALLAST}}$ less than 0.01 Ohm.	2.25	—	5.5	V
$R_{\text{C\_BALLAST}}$	Series resistor on collector of FPREG ballast	When VDD_HV_BALLAST is shorted to VDD_HV_A on the board	—	—	0.1	Ohm
$t_{\text{SU}}$	Start-up time with external ballast after main supply (VDD_HV_A) stabilization	$C_{\text{fp\_reg}} = 3 \mu\text{F}$	—	74	—	$\mu\text{s}$
$t_{\text{SU\_int}}$	Start-up time with internal ballast after main supply (VDD_HV_A) stabilization	$C_{\text{fp\_reg}} = 3 \mu\text{F}$	—	103	—	$\mu\text{s}$
$t_{\text{ramp}}$	Load current transient	Iload from 15% to 55% $C_{\text{fp\_reg}} = 3 \mu\text{F}$	—	1.0	—	$\mu\text{s}$

1. Split capacitance on each pair VDD\_LV pin should sum up to a total value of  $C_{\text{fp\_reg}}$
2. Typical values will vary over temperature, voltage, tolerance, drift, but total variation must not exceed minimum and maximum values.
3. Ceramic X7R or X5R type with capacitance-temperature characteristics +/-15% of -55 degC to +125degC is recommended. The tolerance +/-20% is acceptable.
4. It is required to minimize the board parasitic inductance from decoupling capacitor to VDD\_HV\_FLA pin and the routing inductance should be less than 1nH.

## General

5.
  1. For VDD\_HV\_x, 1 $\mu$ f on each side of the chip
    - a. 0.1  $\mu$ f close to each VDD/VSS pin pair.
    - b. 10  $\mu$ f near for each power supply source
    - c. For VDD\_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP\_REG parameter.
  2. For VDD\_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP\_REG parameter
6. Only applicable to ADC1
7. In external ballast configuration the following must be ensured during power-up and power-down (Note: If V<sub>DD\_HV\_BALLAST</sub> is supplied from the same source as VDD\_HV\_A this condition is implicitly met):
  - During power-up, V<sub>DD\_HV\_BALLAST</sub> must have met the min spec of 2.25V before VDD\_HV\_A reaches the POR\_HV\_RISE min of 2.75V.
  - During power-down, V<sub>DD\_HV\_BALLAST</sub> must not drop below the min spec of 2.25V until VDD\_HV\_A is below POR\_HV\_FALL min of 2.7V.

## NOTE

For a typical configuration using an external ballast transistor with separate supply for VDD\_HV\_A and the ballast collector, a bulk storage capacitor (as defined in [Table 8](#)) is required on VDD\_HV\_A close to the device pins to ensure a stable supply voltage.

Extra care must be taken if the VDD\_HV\_A supply is also being used to power the external ballast transistor or the device is running in internal regulation mode. In these modes, the inrush current on device Power Up or on exit from Low Power Modes is significant and may cause the VDD\_HV\_A voltage to drop resulting in an LVD reset event. To avoid this, the board layout should be optimized to reduce common trace resistance or additional capacitance at the ballast transistor collector (or VDD\_HV\_A pins in the case of internal regulation mode) is required. NXP recommends that customers simulate the external voltage supply circuitry.

In all circumstances, the voltage on VDD\_HV\_A must be maintained within the specified operating range (see [Recommended operating conditions](#)) to prevent LVD events.

## 4.4 Voltage monitor electrical characteristics

**Table 9. Voltage monitor electrical characteristics**

Symbol	Parameter	State	Conditions	Configuration			Threshold			Unit
				Power Up 1	Mask Opt <sup>2, 2</sup>	Reset Type	Min	Typ	Max	
V <sub>POR_LV</sub>	LV supply power on reset detector	Fall	Untrimmed	Yes	No	Destructive	0.930	0.979	1.028	V
			Trimmed				-	-	-	V
		Rise	Untrimmed				0.980	1.029	1.078	V
			Trimmed				-	-	-	V
V <sub>HVD_LV_col_d</sub>	LV supply high voltage monitoring, detecting at device pin	Fall	Untrimmed	No	Yes	Functional	Disabled at Start			
			Trimmed				1.325	1.345	1.375	V
		Rise	Untrimmed				Disabled at Start			
			Trimmed				1.345	1.365	1.395	V
V <sub>LVD_LV_PD_2_hot</sub>	LV supply low voltage monitoring, detecting on the PD2 core (hot) area	Fall	Untrimmed	Yes	No	Destructive	1.0800	1.1200	1.1600	V
			Trimmed				1.1250	1.1425	1.1600	V
		Rise	Untrimmed				1.1000	1.1400	1.1800	V
			Trimmed				1.1450	1.1625	1.1800	V
V <sub>LVD_LV_PD_1_hot (BGFP)</sub>	LV supply low voltage monitoring, detecting on the PD1 core (hot) area	Fall	Untrimmed	Yes	No	Destructive	1.0800	1.1200	1.1600	V
			Trimmed				1.1140	1.1370	1.1600	V
		Rise	Untrimmed				1.1000	1.140	1.1800	V
			Trimmed				1.1340	1.1570	1.1800	V
V <sub>LVD_LV_PD_0_hot (BGFP)</sub>	LV supply low voltage monitoring, detecting on the PD0 core (hot) area	Fall	Untrimmed	Yes	No	Destructive	1.0800	1.1200	1.1600	V
			Trimmed				1.1140	1.1370	1.1600	V
		Rise	Untrimmed				1.1000	1.1400	1.1800	V
			Trimmed				1.1340	1.1570	1.1800	V
V <sub>POR_HV</sub>	HV supply power on reset detector	Fall	Untrimmed	Yes	No	Destructive	2.7000	2.8500	3.0000	V
			Trimmed				-	-	-	V
		Rise	Untrimmed				2.7500	2.9000	3.0500	V
			Trimmed				-	-	-	V
V <sub>LVD_IO_A_L_O<sup>3, 3</sup></sub>	HV IO_A supply low voltage monitoring - low range	Fall	Untrimmed	Yes	No	Destructive	2.7500	2.9230	3.0950	V
			Trimmed				2.9780	3.0390	3.1000	V
		Rise	Untrimmed				2.7800	2.9530	3.1250	V
			Trimmed				3.0080	3.0690	3.1300	V
V <sub>LVD_IO_A_H<sup>3</sup></sub>	HV IO_A supply low voltage monitoring - high range	Fall	Trimmed	No	Yes	Destructive	Disabled at Start			
			Trimmed				4.0600	4.151	4.2400	V
		Rise	Trimmed				Disabled at Start			
			Trimmed				4.1150	4.2010	4.3000	V

Table continues on the next page...

**Table 9. Voltage monitor electrical characteristics (continued)**

Symbol	Parameter	State	Conditions	Configuration			Threshold			Unit
				Power Up <sup>1</sup>	Mask Opt <sup>2, 2</sup>	Reset Type	Min	Typ	Max	
V <sub>LVD_LV_PD_2_cold</sub>	LV supply low voltage monitoring, detecting at the device pin	Fall	Untrimmed	No	Yes	Functional	Disabled at Start			
			Trimmed				1.1400	1.1550	1.1750	V
		Rise	Untrimmed				Disabled at Start			
			Trimmed				1.1600	1.1750	1.1950	V

1. All monitors that are active at power-up will gate the power up recovery and prevent exit from POWERUP phase until the minimum level is crossed. These monitors can in some cases be masked during normal device operation, but when active will always generate a destructive reset.
2. Voltage monitors marked as non maskable are essential for device operation and hence cannot be masked.
3. There is no voltage monitoring on the V<sub>DD\_HV\_ADC0</sub>, V<sub>DD\_HV\_ADC1</sub>, V<sub>DD\_HV\_B</sub> and V<sub>DD\_HV\_C</sub> I/O segments. For applications requiring monitoring of these segments, either connect these to V<sub>DD\_HV\_A</sub> at the PCB level or monitor externally.

## 4.5 Supply current characteristics

Current consumption data is given in the following table. These specifications are design targets and are subject to change per device characterization.

### NOTE

The ballast must be chosen in accordance with the ballast transistor supplier operating conditions and recommendations.

**Table 10. Current consumption characteristics**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
I <sub>DD_BODY_1_2, 3</sub>	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies <sup>4, 4</sup> T <sub>a</sub> = 125°C <sup>5, 5</sup> V <sub>DD_LV</sub> = 1.25 V V <sub>DD_HV_A</sub> = 5.5V SYS_CLK = 80MHz	—	—	147	mA
		T <sub>a</sub> = 105°C	—	—	142	mA
		T <sub>a</sub> = 85 °C	—	—	137	mA

Table continues on the next page...

**Table 10. Current consumption characteristics (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
$I_{DD\_BODY\_2}$ <sup>6</sup>	RUN Body Mode Profile Operating current	LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies <sup>4</sup>	—	—	246	mA
		$T_a = 125^\circ C$ <sup>5</sup>	—	—	235	mA
		$V_{DD\_LV} = 1.25 V$	—	—	210	mA
$I_{DD\_BODY\_3}$ <sup>7</sup>	RUN Body Mode Profile Operating current	$V_{DD\_HV\_A} = 5.5V$	—	—	181	mA
		$SYS\_CLK = 160MHz$	—	—	176	mA
		$T_a = 105^\circ C$	—	—	171	mA
$I_{DD\_BODY\_4}$ <sup>8</sup>	RUN Body Mode Profile Operating current	$T_a = 85^\circ C$	—	—	264	mA
		LV supply + HV supply + HV Flash supply + 2 x HV ADC supplies <sup>4</sup>	—	—	176	mA
		$V_{DD\_LV} = 1.25 V$	—	—	171	mA
$I_{DD\_STOP}$	STOP mode Operating current	$V_{DD\_HV\_A} = 5.5V$	—	—	49	mA
		$SYS\_CLK = 120MHz$	—	—	—	
		$T_a = 125^\circ C$ <sup>9</sup>	—	—	—	
		$V_{DD\_LV} = 1.25 V$	—	10.6	—	
		$T_a = 105^\circ C$	—	8.1	—	
		$V_{DD\_LV} = 1.25 V$	—	4.6	—	
		$T_a = 85^\circ C$	—	—	—	
		$T_a = 25^\circ C$	—	—	—	
		$V_{DD\_LV} = 1.25 V$	—	—	—	

Table continues on the next page...

**Table 10. Current consumption characteristics (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
$I_{DD\_HV\_ADC\_REF}$ <sup>10, 11, 11</sup>	ADC REF Operating current	$T_a = 125^\circ C$ <sup>5</sup> 2 ADCs operating at 80 MHz $V_{DD\_HV\_ADC\_REF} = 5.5 V$	—	200	400	$\mu A$
		$T_a = 105^\circ C$ 2 ADCs operating at 80 MHz $V_{DD\_HV\_ADC\_REF} = 5.5 V$	—	200	—	
		$T_a = 85^\circ C$ 2 ADCs operating at 80 MHz $V_{DD\_HV\_ADC\_REF} = 5.5 V$	—	200	—	
		$T_a = 25^\circ C$ 2 ADCs operating at 80 MHz $V_{DD\_HV\_ADC\_REF} = 3.6 V$	—	200	—	
$I_{DD\_HV\_ADCx}$ <sup>11</sup>	ADC HV Operating current	$T_a = 125^\circ C$ <sup>5</sup> ADC operating at 80 MHz $V_{DD\_HV\_ADC} = 5.5 V$	—	1.2	2	$mA$
		$T_a = 25^\circ C$ ADC operating at 80 MHz $V_{DD\_HV\_ADC} = 3.6 V$	—	1	2	
$I_{DD\_HV\_FLASH}$ <sup>12</sup>	Flash Operating current during read access	$T_a = 125^\circ C$ <sup>5</sup> 3.3 V supplies 160 MHz frequency	—	40	45	$mA$
		$T_a = 105^\circ C$ 3.3 V supplies 160 MHz frequency	—	40	45	
		$T_a = 85^\circ C$ 3.3 V supplies 160 MHz frequency	—	40	45	

1. The content of the Conditions column identifies the components that draw the specific current.
2. Single e200Z4 core cache disabled @80 MHz, no FlexRay, no ENET, 2 x CAN, 8 LINFlexD, 2 SPI, ADC0 and 1 used constantly, no HSM, Memory: 2M flash, 128K RAM RUN mode, Clocks: FIRC on, XOSC, PLL on, SIRC on for TOD, no 32KHz crystal (TOD runs off SIRC).
3. Recommended Transistors:MJD31 @ 85°C, 105°C and 125°C. In case of internal ballast mode, it is expected that the external ballast is not mounted and BAL\_SELECT\_INT pin is tied to VDD\_HV\_A supply on board. Internal ballast can be used for all use cases with current consumption upto 150mA
4. The power consumption does not consider the dynamic current of I/Os
5.  $T_j=150^\circ C$ . Assumes  $T_a=125^\circ C$ 
  - Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#)
6. e200Z4 core, 160MHz, cache enabled; e200Z2 core , 80MHz, no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 256K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal
7. e200Z4 core, 120MHz, cache enabled; e200Z2 core, 60MHz; no FlexRay, no ENET, 7 CAN, 16 LINFlexD, 4 SPI, 1x ADC used constantly, includes HSM at start-up / periodic use, Memory: 3M flash, 128K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal

8. e200Z4 core, 160MHz, cache enabled; e200Z4 core, 80MHz; HSM fully operational (Z0 core @80MHz) FlexRay, 5x CAN, 5x LINFlexD, 2x SPI, 1x ADC used constantly, 1xeMIOS (5 ch), Memory: 3M flash, 384K RAM, Clocks: FIRC on, XOSC on, PLL on, SIRC on, no 32KHz crystal
9. Assuming  $T_a = T_j$ , as the device is in Stop mode. Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#).
10. Internal structures hold the input voltage less than  $V_{DD\_HV\_ADC\_REF} + 1.0$  V on all pads powered by  $V_{DDA}$  supplies, if the maximum injection current specification is met (3 mA for all pins) and  $V_{DDA}$  is within the operating voltage specifications.
11. This value is the total current for two ADCs. Each ADC might consume upto 2mA at max.
12. This assumes the default configuration of flash controller register. For more details, refer to [Flash memory program and erase specifications](#)

**Table 11. Low Power Unit (LPU) Current consumption characteristics**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
LPU_RUN	with 256K RAM	$T_a = 25^\circ\text{C}$ $SYS\_CLK = 16\text{MHz}$ $ADC0 = \text{OFF}, SPI0 = \text{OFF}, LIN0 = \text{OFF}, CAN0 = \text{OFF}$	—	10	—	mA
		$T_a = 85^\circ\text{C}$ $SYS\_CLK = 16\text{MHz}$ $ADC0 = \text{ON}, SPI0 = \text{ON}, LIN0 = \text{ON}, CAN0 = \text{ON}$	—	10.5	—	
		$T_a = 105^\circ\text{C}$ $SYS\_CLK = 16\text{MHz}$ $ADC0 = \text{ON}, SPI0 = \text{ON}, LIN0 = \text{ON}, CAN0 = \text{ON}$	—	11	—	
		$T_a = 125^\circ\text{C}$ <sup>2, 2</sup> $SYS\_CLK = 16\text{MHz}$ $ADC0 = \text{ON}, SPI0 = \text{ON}, LIN0 = \text{ON}, CAN0 = \text{ON}$	—	—	26	
LPU_STOP	with 256K RAM	$T_a = 25^\circ\text{C}$	—	0.18	—	mA
		$T_a = 85^\circ\text{C}$	—	0.60	—	
		$T_a = 105^\circ\text{C}$	—	1.00	—	
		$T_a = 125^\circ\text{C}$ <sup>2</sup>	—	—	10.6	

1. The content of the Conditions column identifies the components that draw the specific current.
2. Assuming  $T_a = T_j$ , as the device is in static (fully clock gated) mode. Assumes maximum  $\theta_{JA}$  of 2s2p board. See [Thermal attributes](#)

**Table 12. STANDBY Current consumption characteristics**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
STANDBY0	STANDBY with 8K RAM	$T_a = 25^\circ\text{C}$	—	71	—	$\mu\text{A}$
		$T_a = 85^\circ\text{C}$	—	125	700	
		$T_a = 105^\circ\text{C}$	—	195	1225	
		$T_a = 125^\circ\text{C}$ <sup>2, 2</sup>	—	314	2100	
STANDBY1	STANDBY with 64K RAM	$T_a = 25^\circ\text{C}$	—	72	—	$\mu\text{A}$
		$T_a = 85^\circ\text{C}$	—	140	715	
		$T_a = 105^\circ\text{C}$	—	225	1275	
		$T_a = 125^\circ\text{C}$ <sup>2</sup>	—	358	2250	

Table continues on the next page...

**Table 12. STANDBY Current consumption characteristics  
(continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
STANDBY2	STANDBY with 128K RAM	T <sub>a</sub> = 25 °C	—	75	—	µA
		T <sub>a</sub> = 85 °C	—	155	730	
		T <sub>a</sub> = 105 °C	—	255	1350	
		T <sub>a</sub> = 125 °C <sup>2</sup>	—	396	2600	
STANDBY3	STANDBY with 256K RAM	T <sub>a</sub> = 25 °C	—	80	—	µA
		T <sub>a</sub> = 85 °C	—	180	800	
		T <sub>a</sub> = 105 °C	—	290	1425	
		T <sub>a</sub> = 125 °C <sup>2</sup>	—	465	2900	
STANDBY3	FIRC ON	T <sub>a</sub> = 25 °C	—	500	—	µA

1. The content of the Conditions column identifies the components that draw the specific current.
2. Assuming Ta=Tj, as the device is in static (fully clock gated) mode. Assumes maximum θJA of 2s2p board. See [Thermal attributes](#)

## 4.6 Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

### NOTE

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 13. ESD ratings**

Symbol	Parameter	Conditions <sup>1</sup>	Class	Max value <sup>2</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge (Human Body Model)	T <sub>A</sub> = 25 °C conforming to AEC-Q100-002	H1C	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge (Charged Device Model)	T <sub>A</sub> = 25 °C conforming to AEC-Q100-011	C3A	500 750 (corners)	V

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
2. Data based on characterization results, not tested in production.

## 4.7 Electromagnetic Compatibility (EMC) specifications

EMC measurements to IC-level IEC standards are available from NXP on request.

## 5 I/O parameters

### 5.1 AC specifications @ 3.3 V Range

Table 14. Functional Pad AC Specifications @ 3.3 V Range

Symbol	Prop. Delay (ns) <sup>1</sup> L>H/H>L		Rise/Fall Edge (ns)		Drive Load (pF)	SIUL2_MSCRn[SRC 1:0]
	Min	Max	Min	Max		MSB,LSB
pad_sr_hv (output)		6/6		1.9/1.5	25	11
	2.5/2.5	8.25/7.5	0.8/0.6	3.25/3	50	
	6.4/5	19.5/19.5	3.5/2.5	12/12	200	
	2.2/2.5	8/8	0.55/0.5	3.9/3.5	25	10
	0.090	1.1	0.035	1.1	asymmetry <sup>2</sup>	
	2.9/3.5	12.5/11	1/1	7/6	50	
	11/8	35/31	7.7/5	25/21	200	
	8.3/9.6	45/45	4/3.5	25/25	50	01 <sup>3</sup>
	13.5/15	65/65	6.3/6.2	30/30	200	
	13/13	75/75	6.8/6	40/40	50	00 <sup>3</sup>
pad_i_hv/ pad_sr_hv (input) <sup>4</sup>		2/2		0.5/0.5	0.5	NA

- As measured from 50% of core side input to Voh/Vol of the output
- This row specifies the min and max asymmetry between both the prop delay and the edge rates for a given PVT and 25pF load. Required for the Flexray spec.
- Slew rate control modes
- Input slope = 2ns

### NOTE

The specification given above is based on simulation data into an ideal lumped capacitor. Customer should use IBIS models for their specific board/loading conditions to simulate the expected signal integrity and edge rates of their system.

### NOTE

The specification given above is measured between 20% / 80%.

## 5.2 DC electrical specifications @ 3.3V Range

Table 15. DC electrical specifications @ 3.3V Range

Symbol	Parameter	Value		Unit
		Min	Max	
Vih (pad_i_hv)	Pad_I_HV Input Buffer High Voltage	0.72*VDD_HV_x	VDD_HV_x + 0.3	V
Vil (pad_i_hv)	Pad_I_HV Input Buffer Low Voltage	VDD_HV_x - 0.3	0.45*VDD_HV_x	V
Vhys (pad_i_hv)	Pad_I_HV Input Buffer Hysteresis	0.11*VDD_HV_x		V
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	0.67*VDD_HV_x	VDD_HV_x + 0.3	V
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	VDD_HV_x - 0.3	0.35*VDD_HV_x	V
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	0.57 * VDD_HV_x <sup>1, 1</sup>	VDD_HV_x <sup>1</sup> + 0.3	V
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	VDD_HV_x - 0.3	0.4 * VDD_HV_x <sup>1</sup>	V
Vhys	CMOS Input Buffer Hysteresis	0.09 * VDD_HV_x <sup>1</sup>		V
Pull_IIH (pad_i_hv)	Weak Pullup Current <sup>2, 2</sup> Low	15		µA
Pull_IIH (pad_i_hv)	Weak Pullup Current <sup>3, 3</sup> High		55	µA
Pull_IIL (pad_i_hv)	Weak Pulldown Current <sup>3</sup> Low	28		µA
Pull_IIL (pad_i_hv)	Weak Pulldown Current <sup>2</sup> High		85	µA
Pull_loh	Weak Pullup Current <sup>4</sup>	15	50	µA
Pull_lol	Weak Pulldown Current <sup>5</sup>	15	50	µA
linact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	µA
Voh	Output High Voltage <sup>6</sup>	0.8 *VDD_HV_x <sup>1</sup>	—	V
Vol	Output Low Voltage <sup>7</sup>	—	0.2 *VDD_HV_x <sup>1</sup>	V
	Output Low Voltage <sup>8</sup>		0.1 *VDD_HV_x	
loh_f	Full drive loh <sup>9, 9</sup> (SIUL2_MSCRn.SRC[1:0] = 11)	18	70	mA
lol_f	Full drive lol <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 11)	21	120	mA
loh_h	Half drive loh <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 10)	9	35	mA
lol_h	Half drive lol <sup>9</sup> (SIUL2_MSCRn.SRC[1:0] = 10)	10.5	60	mA

1. VDD\_HV\_x = VDD\_HV\_A, VDD\_HV\_B, VDD\_HV\_C

2. Measured when pad=0.69\*VDD\_HV\_x

3. Measured when pad=0.49\*VDD\_HV\_x

4. Measured when pad = 0 V

5. Measured when pad = VDD\_HV\_x

6. Measured when pad is sourcing 2 mA

7. Measured when pad is sinking 2 mA

8. Measured when pad is sinking 1.5 mA

9. Ioh/lol is derived from spice simulations. These values are NOT guaranteed by test.

## 5.3 AC specifications @ 5 V Range

**Table 16. Functional Pad AC Specifications @ 5 V Range**

Symbol	Prop. Delay (ns) <sup>1</sup> L>H/H>L		Rise/Fall Edge (ns)		Drive Load (pF)	SIUL2_MSCRn[SRC 1:0]
	Min	Max	Min	Max		MSB,LSB
pad_sr_hv (output)		4.5/4.5		1.3/1.2	25	11
		6/6		2.5/2	50	
		13/13		9/9	200	
		5.25/5.25		3/2	25	10
		9/8		5/4	50	
		22/22		18/16	200	
		27/27		13/13	50	01 <sup>2,2</sup>
		40/40		24/24	200	
		40/40		24/24	50	00 <sup>2</sup>
pad_i_hv/ pad_sr_hv (input)		65/65		40/40	200	
pad_i_hv/ pad_sr_hv (input)		1.5/1.5		0.5/0.5	0.5	NA

- As measured from 50% of core side input to Voh/Vol of the output
- Slew rate control modes

### NOTE

The above specification is based on simulation data into an ideal lumped capacitor. Customer should use IBIS models for their specific board/loading conditions to simulate the expected signal integrity and edge rates of their system.

### NOTE

The above specification is measured between 20% / 80%.

## 5.4 DC electrical specifications @ 5 V Range

**Table 17. DC electrical specifications @ 5 V Range**

Symbol	Parameter	Value		Unit
		Min	Max	
Vih (pad_i_hv)	pad_i_hv Input Buffer High Voltage	0.7*VDD_HV_x	VDD_HV_x + 0.3	V

*Table continues on the next page...*