

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# 2-Mbit (128 K × 16) F-RAM Memory

### **Features**

- 2-Mbit ferroelectric random access memory (F-RAM) logically organized as 128 K x 16
  - □ Configurable as 256 K × 8 using UB and LB
  - ☐ High-endurance 100 trillion (10<sup>14</sup>) read/writes
  - □ 151-year data retention (see the Data Retention and Endurance table)
  - □ NoDelay™ writes
  - □ Page mode operation to 30-ns cycle time
  - □ Advanced high-reliability ferroelectric process
- SRAM compatible
  - □ Industry-standard 128 K × 16 SRAM pinout
  - □ 60-ns access time, 90-ns cycle time
- Advanced features
  - □ Software-programmable block write-protect
- Superior to battery-backed SRAM modules
  - □ No battery concerns
  - Monolithic reliability
  - ☐ True surface mount solution, no rework steps
  - □ Superior for moisture, shock, and vibration
- Low power consumption
  - □ Active current 7 mA (typ)
  - □ Standby current 120 μA (typ)
- Low-voltage operation: V<sub>DD</sub> = 2.0 V to 3.6 V

- Industrial temperature: -40 °C to +85 °C
- 44-pin thin small outline package (TSOP) Type II
- Restriction of hazardous substances (RoHS) compliant

### **Functional Overview**


The FM28V202A is a 128 K  $\times$  16 nonvolatile memory that reads and writes similar to a standard SRAM. A ferroelectric random access memory or F-RAM is nonvolatile, which means that data is retained after power is removed. It provides data retention for over 151 years while eliminating the reliability concerns, functional disadvantages, and system design complexities of battery-backed SRAM (BBSRAM). Fast write timing and high write endurance make the F-RAM superior to other types of memory.

The FM28V202A operation is similar to that of other RAM devices and therefore, it can be used as a drop-in replacement for a standard SRAM in a system. Read cycles may be triggered by  $\overline{\text{CE}}$  or simply by changing the address and write cycles may be triggered by  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ . The F-RAM memory is nonvolatile due to its unique ferroelectric memory process. These features make the FM28V202A ideal for nonvolatile memory applications requiring frequent or rapid writes.

The device is available in a 400-mil, 44-pin TSOP-II surface mount package. Device specifications are guaranteed over the industrial temperature range -40 °C to +85 °C.

For a complete list of related documentation, click here.







## Contents


Pinout	
Pin Definitions	3
Device Operation	4
Memory Operation	4
Read Operation	4
Write Operation	4
Page Mode Operation	4
Pre-charge Operation	4
Sleep Mode	4
Software Write Protect	5
Software Write-Protect Timing	
SRAM Drop-In Replacement	8
Endurance	8
Maximum Ratings	
Operating Range	9
DC Electrical Characteristics	
Data Retention and Endurance	10
Capacitance	10
Thermal Resistance	10
AC Test Conditions	10

AC Switching Characteristics	
SRAM Read Cycle	11
SRAM Write Cycle	12
Power Cycle and Sleep Mode Timing	16
Functional Truth Table	17
Byte Select Truth Table	17
Ordering Information	
Ordering Code Definitions	
Package Diagram	19
Acronyms	20
Document Conventions	
Units of Measure	20
Document History Page	21
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	00



## **Pinout**

Figure 1. 44-pin TSOP II pinout



## **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>0</sub> -A <sub>16</sub>	Input	<b>Address inputs</b> : The 17 address lines select one of 128K words in the F-RAM array. The lowest two address lines $A_1$ – $A_0$ may be used for page mode read and write operations.
DQ <sub>0</sub> -DQ <sub>15</sub>	Input/Output	Data I/O Lines: 16-bit bidirectional data bus for accessing the F-RAM array.
WE	Input	<b>Write Enable</b> : A write cycle begins when $\overline{WE}$ is asserted. The rising edge causes the FM28V202A to write the data on the DQ bus to the F-RAM array. The falling edge of $\overline{WE}$ latches a new column address for page mode write cycles.
CE	Input	<b>Chip Enable</b> : The device is selected and a new memory access begins on the falling edge of $\overline{\text{CE}}$ . The entire address is latched internally at this point. Subsequent changes to the $A_1-A_0$ address inputs allow page mode operation.
ŌĒ	Input	Output Enable: When OE is LOW, the FM28V202A drives the data bus when the valid read data is available. Deasserting OE HIGH tristates the DQ pins.
ŪB	Input	<b>Upper Byte Select</b> : Enables $DQ_{15}$ – $DQ_{8}$ pins during reads and writes. These pins are HI-Z if $\overline{\text{UB}}$ is HIGH. If the user does not perform byte writes and the device is not configured as a 256K × 8, the $\overline{\text{UB}}$ and $\overline{\text{LB}}$ pins may be tied to ground.
LB	Input	<b>Lower Byte Select</b> : Enables $DQ_7$ – $DQ_0$ pins during reads and writes. These pins are HI-Z if $\overline{LB}$ is HIGH. If the user does not perform byte writes and the device is not configured as a 256 K × 8, the $\overline{UB}$ and $\overline{LB}$ pins may be tied to ground.
ZZ	Input	Sleep: When $\overline{ZZ}$ is LOW, the device enters a low-power sleep mode for the lowest supply current condition. $\overline{ZZ}$ must be HIGH for a normal read/write operation. This pin must be tied to $V_{DD}$ if not used.
$V_{SS}$	Ground	Ground for the device. Must be connected to the ground of the system.
$V_{DD}$	Power supply	Power supply input to the device.
NC	No connect	No connect. This pin is not connected to the die.



## **Device Operation**

The FM28V202A is a word wide F-RAM memory logically organized as  $131,072 \times 16$  and accessed using an industry-standard parallel interface. All data written to the part is immediately nonvolatile with no delay. The device offers page mode operation, which provides high-speed access to addresses within a page (row). Access to a different page requires that either CE transitions LOW or the upper address  $(A_{16}-A_2)$  changes. See the Functional Truth Table on page 17 for a complete description of read and write modes.

### **Memory Operation**

Users access 131,072 memory locations, each with 16 data bits through a parallel interface. The F-RAM array is organized as eight blocks, each having 4096 rows. Each row has four column locations, which allow fast access in page mode operation. When an initial address is latched by the falling edge of  $\overline{CE}$ , subsequent column locations may be accessed without the need to toggle  $\overline{CE}$ . When  $\overline{CE}$  is deasserted HIGH, a pre-charge operation begins. Writes occur immediately at the end of the access with no delay. The  $\overline{WE}$  pin must be toggled for each write operation. The write data is stored in the nonvolatile memory array immediately, which is a feature unique to F-RAM called NoDelay writes.

### **Read Operation**

A read operation begins on the falling edge of  $\overline{\text{CE}}$ . The falling edge of  $\overline{\text{CE}}$  causes the address to be latched and starts a memory read cycle if  $\overline{\text{WE}}$  is HIGH. Data becomes available on the bus after the access time is met. When the address is latched and the access completed, a new access to a random location (different row) may begin while  $\overline{\text{CE}}$  is still LOW. The minimum cycle time for random addresses is  $t_{RC}$ . Note that unlike SRAMs, the FM28V202A's  $\overline{\text{CE}}$ -initiated access time is faster than the address access time.

The FM28V202A will drive the data bus when  $\overline{OE}$  and at least one of the byte enables  $(\overline{UB}, \overline{LB})$  is asserted LOW. The upper data byte is driven when  $\overline{UB}$  is LOW, and the lower data byte is driven when  $\overline{LB}$  is LOW. If  $\overline{OE}$  is asserted after the memory access time is met, the data bus will be driven with valid data. If  $\overline{OE}$  is asserted before completing the memory access, the data bus will not be driven until valid data is available. This feature minimizes supply current in the system by eliminating transients caused by invalid data being driven to the bus. When  $\overline{OE}$  is deasserted HIGH, the data bus will remain in a HI-Z state.

### Write Operation

In the FM28V202A, writes occur in the same interval as reads. The FM28V202A supports both  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  controlled write cycles. In both cases, the address  $A_{16}$ – $A_2$  is latched on the falling edge of  $\overline{\text{CE}}$ .

In a  $\overline{\text{CE}}$ -controlled write, the  $\overline{\text{WE}}$  signal is asserted before beginning the memory cycle. That is,  $\overline{\text{WE}}$  is LOW when  $\overline{\text{CE}}$  falls. In this case, the device begins the memory cycle as a write. The FM28V202A will not drive the data bus regardless of the state of  $\overline{\text{OE}}$  as long as  $\overline{\text{WE}}$  is LOW. Input data must be valid when  $\overline{\text{CE}}$  is

deasserted HIGH. In a  $\overline{\text{WE}}$ -controlled write, the memory cycle begins on the falling edge of  $\overline{\text{CE}}$ . The  $\overline{\text{WE}}$  signal falls some time later. Therefore, the memory cycle begins as a read. The data bus will be driven if  $\overline{\text{OE}}$  is LOW; however, it will be HI-Z when  $\overline{\text{WE}}$  is asserted LOW. The  $\overline{\text{CE}}$ - and  $\overline{\text{WE}}$ -controlled write timing cases are shown in the Switching Waveforms on page 13.

Write access to the array begins on the falling edge of WE after the memory cycle is initiated. The write access terminates on the rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ , whichever comes first. A valid write operation requires the user to meet the access time specification before deasserting  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ . The data setup time indicates the interval during which data cannot change before the end of the write access (rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ ).

Unlike other nonvolatile memory technologies, there is no write delay with F-RAM. Because the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory operation occurs in a single bus cycle. Data polling, a technique used with EEPROMs to determine if a write is complete, is unnecessary.

### **Page Mode Operation**

The F-RAM array is organized as eight blocks, each having 4096 rows. Each row has four column-address locations. Address inputs  $A_1\!-\!A_0$  define the column address to be accessed. An access can start on any column address, and other column locations may be accessed without the need to toggle the  $\overline{CE}$  pin. For fast access reads, after the first data byte is driven to the bus, the column address inputs  $A_1\!-\!A_0$  may be changed to a new value. A new data byte is then driven to the DQ pins no later than  $t_{AAP}$ , which is less than half the initial read access time. For fast access writes, the first write pulse defines the first write access. While  $\overline{CE}$  is LOW, a subsequent write pulse along with a new column address provides a page mode write access.

### **Pre-charge Operation**

The pre-charge operation is an internal condition in which the memory state is prepared for a new access. Pre-charge is user-initiated by driving the  $\overline{\text{CE}}$  signal HIGH. It must remain HIGH for at least the minimum pre-charge time,  $t_{PC}$ .


Pre-charge is also activated by changing the upper addresses,  $A_{16}$ – $A_2$ . The current row is first closed before accessing the new row. The device automatically detects an upper order address change, which starts a pre-charge operation. The new address is latched and the new read data is valid within the  $t_{AA}$  address access time; see Figure 8 on page 13. A similar sequence occurs for write cycles; see Figure 13 on page 14. The rate at which random addresses can be issued is  $t_{BC}$  and  $t_{WC}$ , respectively.

### Sleep Mode

The device incorporates a sleep mode of operation, which allows the user to achieve the lowest power supply current condition. It enters a low-power sleep mode by asserting the  $\overline{ZZ}$  pin LOW. Read and write operations must complete before the  $\overline{ZZ}$  pin going LOW. When  $\overline{ZZ}$  is LOW, all pins are ignored except the  $\overline{ZZ}$  pin. When  $\overline{ZZ}$  is deasserted HIGH, there is some time delay ( $t_{ZZEX}$ ) before the user can access the device. If sleep mode is not used, the  $\overline{ZZ}$  pin must be tied to  $V_{DD}$ .



Figure 2. Sleep/Standby State Diagram



### **Software Write Protect**

The 128 K  $\times$  16 address space is divided into eight sectors (blocks) of 16 K  $\times$  16 each. Each sector can be individually software write-protected and the settings are nonvolatile. A unique address and command sequence invokes the write-protect mode.

To modify write protection, the system host must issue six read commands, three write commands, and a final read command. The specific sequence of read addresses must be provided to access the write-protect mode. Following the read address sequence, the host must write a data byte that specifies the desired protection state of each sector. For confirmation, the system must then write the complement of the protection byte immediately after the protection byte. Any error that occurs including read addresses in the wrong order, issuing a seventh read address, or failing to complement the protection value will leave the write protection unchanged.

The write-protect state machine monitors all addresses, taking no action until this particular read/write sequence occurs. During the address sequence, each read will occur as a valid operation and data from the corresponding addresses will be driven to the data bus. Any address that occurs out of sequence will cause the software protection state machine to start over. After the address sequence is completed, the next operation must be a write cycle. The lower data byte contains the write-protect settings. This value will not be written to the memory array, so the address is a don't-care. Rather it will be held pending the next cycle, which must be a write of the data complement to the protection settings. If the complement is correct, the write-protect settings will be adjusted. Otherwise, the process is aborted and the address sequence starts over. The data value written after the correct six addresses will not be entered into the memory.

The protection data byte consists of eight bits, each associated with the write-protect state of a sector. The data byte must be driven to the lower eight bits of the data bus,  $DQ_7$  -  $DQ_0$ . Setting a bit to '1' write-protects the corresponding sector; a 0 enables writes for that sector. The following table shows the write-protect sectors with the corresponding bit that controls the write-protect setting.

Table 1. Write Protect Sectors - 16K x 16 Blocks

Sectors	Blocks
Sector 7	1FFFFh-1C000h
Sector 6	1BFFFh-18000h
Sector 5	17FFFh-14000h
Sector 4	13FFFh-10000h
Sector 3	0FFFFh-0C000h
Sector 2	0BFFFh-08000h
Sector 1	07FFFh-04000h
Sector 0	03FFFh-00000h

The write-protect address sequence follows:

- 1. Read address 12555h
- 2. Read address 1DAAAh
- 3. Read address 01333h
- 4. Read address 0ECCCh
- 5. Read address 000FFh
- 6. Read address 1FF00h
- 7. Write address 1DAAAh
- 8. Write address 0ECCCh
- 9. Write address 0FF00h 10.Read address 00000h

The address sequence provides a secure way of modifying the protection. The write-protect sequence has a one in  $3\times 10^{32}$  chance of randomly accessing exactly the first six addresses. The odds are further reduced by requiring three more write cycles, one that requires an exact inversion of the data byte. Figure 3 on page 6 shows a flow chart of the entire write-protect operation. The write-protect settings are nonvolatile. The factory default: all blocks are unprotected.

For example, the following sequence write-protects addresses from 0C000h to 13FFFh (sectors 3 and 4):

	Address	Data
Read	12555h	_
Read	1DAAAh	_
Read	01333h	-
Read	0ECCCh	-
Read	000FFh	-
Read	1FF00h	-
Write	1DAAAh	18h; bits 3 and $4 = 1$
Write	0ECCCh	E7h; complement of 18h
Write	0FF00h	Don't care
Read	00000h	






Figure 3. Write-Protect State Machine



## **Software Write-Protect Timing**

Figure 4. Sequence to Set Write-Protect Blocks [1]





Figure 5. Sequence to Read Write-Protect Settings [1]



### Note


<sup>1.</sup> This sequence requires  $t_{AS} \ge 10$  ns and address must be stable while  $\overline{CE}$  is LOW.



### SRAM Drop-In Replacement

The FM28V202A is designed to be a drop-in replacement for standard asynchronous SRAMs. The device does not require  $\overline{\text{CE}}$ to toggle for each new address.  $\overline{\text{CE}}$  may remain LOW indefinitely. While CE is LOW, the device automatically detects address changes and a new access begins. This functionality allows CE to be grounded, similar to an SRAM. It also allows page mode operation at speeds up to 33 MHz. Note that if CE is tied to ground, the user must be sure WE is not LOW at power-up or power-down events. If  $\overline{CE}$  and  $\overline{WE}$  are both LOW during power cycles, data will be corrupted. Figure 6 shows a pull-up resistor on WE, which will keep the pin HIGH during power cycles, assuming the MCU/MPU pin tristates during the reset condition. The pull-up resistor value should be chosen to ensure the  $\overline{\text{WE}}$  pin tracks  $V_{DD}$  to a high enough value, so that the current drawn when WE is LOW is not an issue. A 10-k $\Omega$  resistor draws 330  $\mu$ A when  $\overline{\text{WE}}$  is LOW and  $V_{DD}$  = 3.3 V. Note that software write-protect is not available if the chip enable pin is hard-wired.


Figure 6. Use of Pull-up Resistor on WE



 $\overline{\text{CE}}$  applications that require the lowest power consumption, the  $\overline{\text{CE}}$  signal should be active (LOW) only during  $\overline{\text{me}}$  mory accesses. The FM28V202A draws supply current while  $\overline{\text{CE}}$  is LOW, even if addresses and control signals are static. While  $\overline{\text{CE}}$  is HIGH, the device draws no more than the maximum standby current,  $I_{SB}$ . The FM28V202A is backward compatible with the 2-Mbit FM21L16 device. There are some differences in the timing specifications. Refer to the FM21L16 datasheet.

The  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  byte select pins are active for both read and write cycles. They may be used to allow the device to be wired as a 256K × 8 memory. The upper and lower data bytes can be tied together and controlled with the byte selects. Individual byte enables or the next higher address line  $A_{17}$  may be available from the system processor.

Figure 7. FM28V202A Wired as 256 K x 8



### **Endurance**

The FM28V202A is capable of being accessed at least  $10^{14}$  times – reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis. The F-RAM architecture is based on an array of rows and columns. Rows are defined by  $A_{16-2}$  and column addresses by  $A_{1-0}$ . The array is organized as 32K rows of four words each. The entire row is internally accessed once whether a single 16-bit word or all four words are read or written. Each word in the row is counted only once in an endurance calculation.

The user may choose to write CPU instructions and run them from a certain address space. Table 2 shows endurance calculations for a 256-byte repeating loop, which includes a starting address, three-page mode accesses, and a  $\overline{\text{CE}}$  pre-charge. The number of bus clock cycles needed to complete a four-word transaction is 4 + 1 at lower bus speeds, but 5 + 2 at 33 MHz due to initial read latency and an extra clock cycle to satisfy the device's pre-charge timing constraint  $t_{\text{PC}}.$  The entire loop causes each byte to experience only one endurance cycle. The F-RAM read and write endurance is virtually unlimited even at a 33-MHz system bus clock rate.

Table 2. Time to Reach 100 Trillion Cycles for Repeating 256-byte Loop

Bus Freq (MHz)	Bus Cycle Time (ns)	256-byte Transaction Time (μs)	Endurance Cycles/sec	Endurance Cycles/year	Years to Reach 10 <sup>14</sup> Cycles
33	30	10.56	94,690	2.98 x 10 <sup>12</sup>	33.5
25	40	12.8	78,125	2.46 x 10 <sup>12</sup>	40.6
10	100	28.8	34,720	1.09 x 10 <sup>12</sup>	91.7
5	200	57.6	17,360	5.47 x 10 <sup>11</sup>	182.8



## **Maximum Ratings**

Package power dissipation capability (T <sub>A</sub> = 25 °C)	Transient voltage (< 20 ns) on any pin to ground potential–2.0 V to $V_{CC}$ + 2.0 V
Surface mount Pb soldering temperature (3 seconds)	
temperature (3 seconds)	
Static discharge voltage Human Body Model (AEC-Q100-002 Rev. E)	<u> </u>
Human Body Model (AEC-Q100-002 Rev. E)	DC output current (1 output at a time, 1s duration) 15 mA
Charged Device Model (AEC-Q100-011 Rev. B) 500 V	3 3
,	Human Body Model (AEC-Q100-002 Rev. E)2 kV
Latch-up current > 140 mA	Charged Device Model (AEC-Q100-011 Rev. B) 500 V
	Latch-up current > 140 mA

## **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	$V_{DD}$
Industrial	-40 °C to +85 °C	2.0 V to 3.6 V

## **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	Test Conditions		<b>Typ</b> [2]	Max	Unit
$V_{DD}$	Power supply voltage				3.3	3.6	V
I <sub>DD</sub>	V <sub>DD</sub> supply current	inputs toggling at CMOS levels	$V_{DD} = 3.6 \text{ V}$ , $\overline{\text{CE}}$ cycling at min. cycle time. All inputs toggling at CMOS levels (0.2 V or $V_{DD} - 0.2 \text{ V}$ ), all DQ pins unloaded.		7	12	mA
I <sub>SB</sub>	Standby current	$V_{DD} = 3.6 \text{ V}, \overline{\text{CE}} \text{ at } V_{DD},$	T <sub>A</sub> = 25 °C	-	120	150	μΑ
		0.2 V or V <sub>DD</sub> = 0.2 V), ZZ is HIGH	T <sub>A</sub> = 85 °C	_	_	250	μА
I <sub>ZZ</sub>	Sleep mode current	All other inputs $V_{SS}$ or $V_{DD}$ .	T <sub>A</sub> = 25 °C	_	3	5	μΑ
			T <sub>A</sub> = 85 °C	-	-	8	μΑ
ILI	Input leakage current	V <sub>IN</sub> between V <sub>DD</sub> and V <sub>SS</sub>	V <sub>IN</sub> between V <sub>DD</sub> and V <sub>SS</sub>		-	<u>+</u> 1	μΑ
I <sub>LO</sub>	Output leakage current	V <sub>OUT</sub> between V <sub>DD</sub> and V <sub>SS</sub>	V <sub>OUT</sub> between V <sub>DD</sub> and V <sub>SS</sub>		-	<u>+</u> 1	μΑ
V <sub>IH1</sub>	Input HIGH voltage	V <sub>DD</sub> = 2.7 V to 3.6 V	7 <sub>DD</sub> = 2.7 V to 3.6 V		_	V <sub>DD</sub> + 0.3	V
V <sub>IH2</sub>	Input HIGH voltage	V <sub>DD</sub> = 2.0 V to 2.7 V		0.7 × V <sub>DD</sub>	-	_	V
V <sub>IL1</sub>	Input LOW voltage	V <sub>DD</sub> = 2.7 V to 3.6 V		- 0.3	_	0.8	V
V <sub>IL2</sub>	Input LOW voltage	V <sub>DD</sub> = 2.0 V to 2.7 V		- 0.3	-	$0.3 \times V_{DD}$	V
V <sub>OH1</sub>	Output HIGH voltage	$I_{OH} = -1 \text{ mA}, V_{DD} > 2.7 \text{ V}$	$_{OH} = -1 \text{ mA, V}_{DD} > 2.7 \text{ V}$		_	_	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA	Ι <sub>ΟΗ</sub> = -100 μΑ		_	_	V
V <sub>OL1</sub>	Output LOW voltage	$I_{OL} = 2 \text{ mA}, V_{DD} > 2.7 \text{ V}$	I <sub>OL</sub> = 2 mA, V <sub>DD</sub> > 2.7 V		_	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 150 μA		_	_	0.2	V

### Note

Document Number: 001-90309 Rev. \*F

<sup>2.</sup> Typical values are at 25 °C,  $V_{DD}$  =  $V_{DD}$  (typ). Not 100% tested.



## **Data Retention and Endurance**

Parameter	Description	Test condition	Min	Max	Unit
$T_{DR}$	Data retention	T <sub>A</sub> = 85 °C	10	_	Years
		T <sub>A</sub> = 75 °C	38	_	
		T <sub>A</sub> = 65 °C	151	_	
NV <sub>C</sub>	Endurance	Over operating temperature	10 <sup>14</sup>	_	Cycles

## Capacitance

Parameter	Description	Test Conditions	Max	Unit
C <sub>I/O</sub>	Input/Output capacitance (DQ)	$T_A = 25 ^{\circ}\text{C}, f = 1 ^{\circ}\text{MHz}, V_{DD} = V_{DD(Typ)}$	8	pF
C <sub>IN</sub>	Input capacitance		6	рF
$C_{ZZ}$	Input capacitance of $\overline{ZZ}$ pin		8	pF

## **Thermal Resistance**

Parameter	Description	Test Conditions	44-pin TSOP II	Unit
$\Theta_{JA}$	,	Test conditions follow standard test methods and procedures for measuring thermal impedance, in	107	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	accordance with EIA/JESD51.	25	°C/W

## **AC Test Conditions**

Input pulse levels	0 V to 3 V
Input rise and fall times (10%–90%)	<u>&lt;</u> 3 ns
Input and output timing reference levels	1.5 V
Output load capacitance	30 pF

Document Number: 001-90309 Rev. \*F



## **AC Switching Characteristics**

Over the Operating Range

Param	eters [3]		V <sub>DD</sub> = 2.0	V to 2.7 V	V <sub>DD</sub> = 2.7	V to 3.6 V	
Cypress Alt Parameter Parameter		Description	Min	Max	Min	Max	Unit
SRAM Read	Cycle						
t <sub>CE</sub>	t <sub>ACE</sub>	Chip enable access time	_	70	_	60	ns
t <sub>RC</sub>	_	Read cycle time	105	_	90		ns
t <sub>AA</sub>	_	Address access time, A <sub>16-2</sub>	_	105	_	90	ns
t <sub>OH</sub>	t <sub>OHA</sub>	Output hold time, A <sub>16-2</sub>	20	_	20	_	ns
t <sub>AAP</sub>	_	Page mode access time, A <sub>1-0</sub>	_	40	_	30	ns
t <sub>OHP</sub>	_	Page mode output hold time, A <sub>1-0</sub>	3	_	3	_	ns
t <sub>CA</sub>	_	Chip enable active time	70	_	60	_	ns
t <sub>PC</sub>	_	Pre-charge time	35	-	30	_	ns
t <sub>BA</sub>	t <sub>BW</sub>	UB, LB access time	-	25	_	15	ns
t <sub>AS</sub>	t <sub>SA</sub>	Address setup time (to CE LOW)	0	_	0	_	ns
t <sub>AH</sub>	t <sub>HA</sub>	Address hold time (CE Controlled)	70	_	60	-	ns
t <sub>OE</sub>	t <sub>DOE</sub>	Output enable access time	-	25	_	15	ns
t <sub>HZ</sub> <sup>[4, 5]</sup>	t <sub>HZCE</sub>	Chip Enable to output HI-Z	_	15	_	10	ns
t <sub>OHZ</sub> [4, 5]	t <sub>HZOE</sub>	Output enable HIGH to output HI-Z	_	15	_	10	ns
t <sub>BHZ</sub> <sup>[4, 5]</sup>	t <sub>HZBE</sub>	UB, LB HIGHHIGH to output HI-Z	_	15	_	10	ns

<sup>3.</sup> Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V<sub>DD</sub>, input pulse levels of 0 to 3 V, output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance shown in AC Test Conditions on page 10.
4. t<sub>HZ</sub>, t<sub>OHZ</sub> and t<sub>BHZ</sub> are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
5. This parameter is characterized but not 100% tested.



# AC Switching Characteristics (continued)

Over the Operating Range

Parameters [3]			V <sub>DD</sub> = 2.0	V to 2.7 V	V <sub>DD</sub> = 2.7 V to 3.6 V		
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
SRAM Write	Cycle			•	•	•	•
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	105	_	90	_	ns
t <sub>CA</sub>	_	Chip enable active time	70	_	60	_	ns
t <sub>CW</sub>	t <sub>SCE</sub>	Chip enable to write enable HIGH	70	_	60	-	ns
t <sub>PC</sub>	_	Pre-charge time	35	_	30	_	ns
t <sub>PWC</sub>	_	Page mode write enable cycle time	40	_	30	_	ns
t <sub>WP</sub>	t <sub>PWE</sub>	Write enable pulse width	22	_	18	-	ns
t <sub>WP2</sub>	t <sub>BW</sub>	UB, LB pulse width	22	_	18	_	ns
t <sub>WP3</sub>	t <sub>PWE</sub>	WE LOW to UB, LB HIGH	22	_	18	_	ns
t <sub>AS</sub>	t <sub>SA</sub>	Address setup time (to CE LOW)	0	_	0	-	ns
t <sub>AH</sub>	t <sub>HA</sub>	Address hold time (CE Controlled)	70	_	60	-	ns
t <sub>ASP</sub>	_	Page mode address setup time (to WE LOW)	8	_	5	_	ns
t <sub>AHP</sub>	_	Page mode address hold time (to WE LOW)	20	_	15	-	ns
t <sub>WLC</sub>	t <sub>PWE</sub>	Write enable LOW to chip disabled	30	_	25	_	ns
t <sub>BLC</sub>	t <sub>BW</sub>	UB, LB LOW to chip disabled	30	_	25	_	ns
t <sub>WLA</sub>	_	Write enable LOW to address change, A <sub>16-2</sub>	30	_	25	-	ns
t <sub>AWH</sub>	_	Address change to write enable HIGH, A <sub>16-2</sub>	105	_	90	_	ns
t <sub>DS</sub>	t <sub>SD</sub>	Data input setup time	20	_	15	_	ns
t <sub>DH</sub>	t <sub>HD</sub>	Data input hold time	0	_	0	-	ns
t <sub>WZ</sub> [6, 7]	t <sub>HZWE</sub>	Write enable LOW to output HI-Z	_	10	_	10	ns
t <sub>WX</sub> <sup>[7]</sup>	_	Write enable HIGH to output driven	8	_	5	_	ns
t <sub>BDS</sub>	_	Byte disable setup time (to WE LOW)	8	_	5	_	ns
t <sub>BDH</sub>	_	Byte disable hold time (to WE HIGH)	8	_	5	_	ns

<sup>6.</sup> t<sub>WZ</sub> is specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
7. This parameter is characterized but not 100% tested.



Figure 8. Read Cycle Timing 1 ( $\overline{\text{CE}}$  LOW,  $\overline{\text{OE}}$  LOW)




Figure 9. Read Cycle Timing 2 (CE Controlled)





Figure 10. Page Mode Read Cycle Timing [8]



### Note

8. Although sequential column addressing is shown, it is not required



CE t<sub>AS</sub> A<sub>16-0</sub>  $t_{W\underline{X}}$ WE  $t_{\mathsf{DH}}$  $t_{DS_{-}}$ DQ<sub>15-0</sub> D out D out

Figure 11. Write Cycle Timing 1 (WE Controlled) [9]

Figure 12. Write Cycle Timing 2 (CE Controlled)




Figure 13. Write Cycle Timing 3 (CE LOW) [9]






Figure 14. Write Cycle Timing 4 (CE LOW) [10]





Figure 15. Page Mode Write Cycle Timing






## **Power Cycle and Sleep Mode Timing**

Over the Operating Range

Parameter	Description	Min	Max	Unit
t <sub>PU</sub>	Power-up (after V <sub>DD</sub> min. is reached) to first access time	1	_	ms
t <sub>PD</sub>	Last write (WE HIGH) to power down time	0	_	ms
t <sub>VR</sub> <sup>[11]</sup>	V <sub>DD</sub> power-up ramp rate	50	_	μs/V
t <sub>VF</sub> <sup>[11]</sup>	V <sub>DD</sub> power-down ramp rate	100	_	μs/V
t <sub>ZZH</sub>	ZZ active to DQ HI-Z time	-	20	ns
t <sub>WEZZ</sub>	Last write to sleep mode entry time	0	_	μs
t <sub>ZZL</sub>	ZZ active LOW time	1	_	μs
t <sub>ZZEN</sub>	Sleep mode entry time (ZZ LOW to CE don't care)	_	0	μs
t <sub>ZZEX</sub>	Sleep mode exit time (ZZ HIGH to 1st access after wakeup)	_	450	μs

Figure 16. Power Cycle and Sleep Mode Timing



### Note

<sup>11.</sup> Slope measured at any point on the  $\ensuremath{V_{DD}}$  waveform.



## **Functional Truth Table**

CE	WE	A <sub>16-2</sub>	A <sub>1-0</sub>	ZZ	Operation [12, 13]
Х	X	X	Χ	L	Sleep Mode
Н	Х	Х	Х	Н	Standby/Idle
V L	H H	V V	V V	H H	Read
L	Н	No Change	Change	Н	Page Mode Read
L	Н	Change	V	Н	Random Read
↓ L	L L	V V	V V	H H	CE-Controlled Write <sup>[13]</sup>
L	<b>V</b>	V	V	Н	WE-Controlled Write [13, 14]
L	<b>V</b>	No Change	V	Н	Page Mode Write [15]
↑ L	X X	X X	X X	H H	Starts pre-charge

## **Byte Select Truth Table**

WE	OE	LB	UB	Operation [16]
Н	Н	Х	Х	Read; Outputs disabled
	Х	Н	Н	
Н	L	Н	L	Read upper byte; HI-Z lower byte
		L	Н	Read lower byte; HI-Z upper byte
		L	L	Read both bytes
L	Х	Н	L	Write upper byte; Mask lower byte
		L	Н	Write lower byte; Mask upper byte
		L	L	Write both bytes

<sup>12.</sup> H = Logic HIGH, L = Logic LOW, V = Valid Data, X = Don't Care, √ = toggle LOW, ↑ = toggle HIGH.

13. For write cycles, data-in is latched on the rising edge of CE or WE, whichever comes first.

14. WE-controlled write cycle begins as a Read cycle and then A<sub>16-2</sub> is latched.

<sup>15.</sup> Addresses A<sub>1-0</sub> must remain stable for at least 15 ns during page mode operation.

16. The UB and LB pins may be grounded if 1) the system does not perform byte writes and 2) the device is not configured as a 256K x 8.




## **Ordering Information**

Access time (ns)	Ordering Code Package Diagran		Package Type	Operating Range
60	FM28V202A-TG	51-85087	44-pin TSOP II with software WP, sleep mode	Industrial
	FM28V202A-TGTR			

All the above parts are Pb-free.


## **Ordering Code Definitions**





## **Package Diagram**

Figure 17. 44-pin TSOP Package Outline, 51-85087



51-85087 \*E



## Acronyms

Acronym	Description			
UB	Upper Byte			
LB	Lower Byte			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
EIA	Electronic Industries Alliance			
F-RAM	Ferroelectric Random Access Memory			
I/O	Input/Output			
OE	Output Enable			
RoHS	Restriction of Hazardous Substances			
RW	Read and Write			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
WE	Write Enable			

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohm
MHz	megahertz
μΑ	microampere
μF	microfarad
μS	microsecond
mA	milliampere
ms	millisecond
ΜΩ	megaohm
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



## **Document History Page**

Document Document	ocument Title: FM28V202A, 2-Mbit (128 K × 16) F-RAM Memory ocument Number: 001-90309					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	4209369	GVCH	01/22/2014	New data sheet.		
*A	4372700	GVCH	05/07/2014	Changed datasheet status from "Preliminary to Final"		
				Maximum Ratings: Static discharge voltage Removed Machine Model		
				DC Electrical Characteristics:		
				Updated I <sub>SB</sub> and I <sub>77</sub> description		
				Updated I <sub>ZZ</sub> test condition		
				Updated Figure 8 for more clarity		
				Removed FM28V202A-TGES part number		
*B	4379377	GVCH	05/14/2014	No technical updates.		
*C	4375244	GVCH	06/30/2014	Pin Definitions: $\overline{ZZ}$ pin Added sentence: This pin must be tied to $V_{DD}$ if not used Removed sentence: The $\overline{ZZ}$ pin is internally pulled up		
				DC Electrical Characteristics: Removed R <sub>IN</sub> spec		
*D	4462029	ZSK	07/31/2014	No technical updates.		
*E	4567856	ZSK	11/12/2014	Added related documentation hyperlink in page 1.		
*F	4881722	ZSK / PSR	08/12/2015	Updated Maximum Ratings: Removed "Maximum junction temperature". Added "Maximum accumulated storage time". Added "Ambient temperature with power applied". Updated to new template.		



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Wireless/RF

Automotive
Clocks & Buffers
Interface
Lighting & Power Control
Memory
PSoC
Touch Sensing
USB Controllers

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

## PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2014-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.