mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Si8650/51/52/55

LOW POWER FIVE-CHANNEL DIGITAL ISOLATOR

Features

- High-speed operation DC to 150 Mbps
- No start-up initialization required
- Wide Operating Supply Voltage
- 2.5-5.5 V
- Up to 5000 V_{RMS} isolation
- 60-year life at rated working voltage
- High electromagnetic immunity
- Ultra low power (typical) 5 V Operation
 - 1.6 mA per channel at 1 Mbps
 - 5.5 mA per channel at 100 Mbps
 - 2.5 V Operation
 - 1.5 mA per channel at 1 Mbps
 - 3.5 mA per channel at 100 Mbps
- Tri-state outputs with ENABLE
- Schmitt trigger inputs

Applications

- Industrial automation systems
- Medical electronics
- Hybrid electric vehicles
- Isolated switch mode supplies

Safety Regulatory Approvals

- UL 1577 recognized Up to 5000 V_{RMS} for 1 minute
- CSA component notice 5A approval • IEC 60950-1, 61010-1, 60601-1
 - (reinforced insulation)

Description

Silicon Lab's family of ultra-low-power digital isolators are CMOS devices offering substantial data rate, propagation delay, power, size, reliability, and external BOM advantages over legacy isolation technologies. The operating parameters of these products remain stable across wide temperature ranges and throughout device service life for ease of design and highly uniform performance. All device versions have Schmitt trigger inputs for high noise immunity and only require VDD bypass capacitors.

Data rates up to 150 Mbps are supported, and all devices achieve propagation delays of less than 10 ns. Enable inputs provide a single point control for enabling and disabling output drive. Ordering options include a choice of isolation ratings (3.75 and 5 kV) and a selectable fail-safe operating mode to control the default output state during power loss. All products >1 kV_{BMS} are safety certified by UL, CSA, and VDE, and products in wide-body packages support reinforced insulation withstanding up to 5 kV_{BMS}.

- Selectable fail-safe mode • Default high or low output
 - (ordering option)
 - Precise timing (typical)
 - 10 ns propagation delay
 - 1.5 ns pulse width distortion
 - 0.5 ns channel-channel skew
 - 2 ns propagation delay skew
 - 5 ns minimum pulse width
 - Transient Immunity 50 kV/us
- AEC-Q100 gualification
- Wide temperature range
- –40 to 125 °C
- **RoHS-compliant packages**
 - SOIC-16 wide body
 - SOIC-16 narrow body
 - QSOP-16
- Isolated ADC, DAC
- Motor control
- Power inverters
- Communication systems
- - VDE certification conformity IEC 60747-5-2 (VDE0884 Part 2)
 - EN60950-1 (reinforced insulation)





TABLE OF CONTENTS

Section

<u>Page</u>

1. Electrical Specifications	
2. Functional Description	
2.1. Theory of Operation	
2.2. Eye Diagram	
3. Device Operation	
3.1. Device Startup	
3.2. Undervoltage Lockout	
3.3. Layout Recommendations	
3.4. Fail-Safe Operating Mode2	
3.5. Typical Performance Characteristics2	
4. Pin Descriptions (Si8650/51/52)2	
5. Pin Descriptions (Si8655)	
6. Ordering Guide	
7. Package Outline: 16-Pin Wide Body SOIC2	
8. Land Pattern: 16-Pin Wide-Body SOIC	31
9. Package Outline: 16-Pin Narrow Body SOIC	32
10. Land Pattern: 16-Pin Narrow Body SOIC	
11. Package Outline: 16-Pin QSOP	35
12. Land Pattern: 16-Pin QSOP	37
13. Top Markings	
13.1. Top Marking (16-Pin Wide Body SOIC)	
13.2. Top Marking Explanation (16-Pin Wide Body SOIC)	
13.3. Top Marking (16-Pin Narrow Body SOIC)	
13.4. Top Marking Explanation (16-Pin Narrow Body SOIC)	
13.5. Top Marking (16-Pin QSOP)	10
13.6. Top Marking Explanation (16-Pin QSOP)	
Document Change List	
Contact Information	
	r 🚛



1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Operating Temperature*	T _A	150 Mbps, 15 pF, 5 V	-40	25	125	°C
Supply Voltage	V _{DD1}		2.5	—	5.5	V
	V _{DD2}		2.5	—	5.5	V
*Note: The maximum ambient temperature and supply voltage.	e is depende	nt on data frequency, outp	out loading, r	number of op	erating cha	nnels,

Table 2. Electrical Characteristics

 $(V_{DD1} = 5 \text{ V}\pm 10\%, V_{DD2} = 5 \text{ V}\pm 10\%, T_A = -40 \text{ to } 125 \text{ }^{\circ}C)$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Undervoltage Threshold	VDDUV+	V _{DD1} , V _{DD2} rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	V _{DD1} , V _{DD2} falling	1.88	2.16	2.325	V
VDD Negative-Going Lockout Hysteresis	VDD _{HYS}		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT–	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V _{HYS}		0.38	0.44	0.50	V
High Level Input Voltage	V _{IH}		2.0	—	—	V
Low Level input voltage	V _{IL}		—	—	0.8	V
High Level Output Voltage	V _{OH}	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	4.8	—	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	١L		—	—	±10	μA
Output Impedance ¹	Z _O		—	50	—	Ω
Enable Input High Current	I _{ENH}	$V_{ENx} = V_{IH}$	—	2.0	—	μA
Enable Input Low Current	I _{ENL}	$V_{ENx} = V_{IL}$	_	2.0	—	μA

Notes:

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



Table 2. Electrical Characteristics (Continued)

$(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -4$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	DC Supply	Current (All inputs 0	V or at Supply)			
Si8650Bx, Ex, Si8655Bx						
V _{DD1}		$V_{I} = 0(Bx), 1(Ex)$	—	1.1	1.8	
V _{DD2}		$V_{I} = 0(Bx), 1(Ex)$	_	3.1	4.7	mA
V _{DD1}		$V_{I} = 1(Bx), 0(Ex)$	_	7.0	9.8	
V _{DD2}		$V_{I} = 1(Bx), 0(Ex)$	—	3.3	5.0	
Si8651Bx, Ex						
V _{DD1}		$V_{I} = 0(Bx), 1(Ex)$	_	1.5	2.4	
V _{DD2}		$V_{I} = 0(Bx), 1(Ex)$	_	2.7	4.1	mA
V _{DD1}		$V_{I} = 1(Bx), 0(Ex)$	_	6.6	9.2	
V _{DD2}		$V_{I} = 1(Bx), 0(Ex)$	—	4.0	6.0	
Si8652Bx, Ex						
V _{DD1}		$V_{I} = 0(Bx), 1(Ex)$	—	2.0	3.0	
V _{DD2}		$V_{I} = 0(Bx), 1(Ex)$	—	2.4	3.6	mA
V _{DD1}		$V_{I} = 1(Bx), 0(Ex)$	—	5.6	7.8	
V _{DD2}		$V_{I} = 1(Bx), 0(Ex)$	—	5.0	7.5	
1 Mbps Supp	ly Current (All in	nputs = 500 kHz squa	are wave, CI = 15 p	F on all out	puts)	
Si8650Bx, Ex, Si8655Bx						
V _{DD1}			_	4.1	5.7	mA
V _{DD2}			—	3.7	5.2	
Si8651Bx, Ex						
V _{DD1}			—	4.2	5.8	mA
V _{DD2}			—	3.8	5.3	
Si8652Bx, Ex						
V _{DD1}			—	4.0	5.6	mA
V _{DD2}			_	4.0	5.6	
	ply Current (All	inputs = 5 MHz squa	re wave, CI = 15 p	F on all out	outs)	
Si8650Bx, Ex, Si8655Bx			, I		,	
V _{DD1}			_	4.1	5.7	mA
V _{DD2}			_	5.2	7.2	
Si8651Bx, Ex				•		
V _{DD1}			_	4.4	6.2	mA
V _{DD2}			_	4.9	6.9	
Si8652Bx, Ex						
				4.6	6.4	mA
V _{DD1} Vana				4.0	6.8	
V _{DD2}				т.Э	0.0	
Notes:						

where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



Table 2. Electrical Characteristics (Continued)

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40$ to 125 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
100 Mbps Supp	y Current (All	inputs = 50 MHz squ	are wave, CI = 1	5 pF on all ou	tputs)	
Si8650Bx, Ex, Si8655Bx						
V _{DD1}				4.1	5.7	mA
V _{DD2}			_	22.1	28.7	
Si8651Bx, Ex						
V _{DD1}			_	8.0	10.8	mA
V _{DD2}			_	18.4	24	
Si8652Bx, Ex				44 7	45.0	
V _{DD1}			—	11.7 15	15.2 19.5	mA
V _{DD2}				15	19.5	
		Timing Characteris	tics			
Si865xBx, Ex						
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width			_	—	5.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 2	5.0	8.0	13	ns
Pulse Width Distortion t _{PLH} – t _{PHL}	PWD	See Figure 2	_	0.2	4.5	ns
Propagation Delay Skew ²	t _{PSK(P-P)}		_	2.0	4.5	ns
Channel-Channel Skew	t _{PSK}			0.4	2.5	ns
All Models					L	
Output Rise Time	t _r	C _L = 15 pF See Figure 2	_	2.5	4.0	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 2		2.5	4.0	ns
Peak eye diagram jitter	t _{JIT(PK)}	See Figure 7	_	350		ps
Common Mode Transient Immunity	CMTI	$V_{I} = V_{DD} \text{ or } 0 \text{ V}$	35	50	—	kV/μs
Enable to Data Valid	t _{en1}	See Figure 1	_	6.0	11	ns
Enable to Data Tri-State	t _{en2}	See Figure 1	_	8.0	12	ns
Start-up Time ³	t _{SU}			15	40	μs
Notes:				I	I	<u> </u>

Notes:

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.









Figure 2. Propagation Delay Timing



Table 3. Electrical Characteristics

 $(V_{DD1} = 3.3 \text{ V}\pm 10\%, V_{DD2} = 3.3 \text{ V}\pm 10\%, T_A = -40 \text{ to } 125 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Undervoltage Threshold	VDDUV+	V_{DD1}, V_{DD2} rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	V _{DD1} , V _{DD2} falling	1.88	2.16	2.325	V
VDD Negative-Going Lockout Hysteresis	VDD _{HYS}		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT–	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V _{HYS}		0.38	0.44	0.50	V
High Level Input Voltage	V _{IH}		2.0	—	—	V
Low Level Input Voltage	V _{IL}		—	—	0.8	V
High Level Output Voltage	V _{OH}	loh = -4 mA	$V_{DD1}, V_{DD2} - 0.4$	3.1	—	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	١L		—	_	±10	μA
Output Impedance ¹	Z _O		—	50		Ω
Enable Input High Current	I _{ENH}	$V_{ENx} = V_{IH}$	—	2.0	—	μA
Enable Input Low Current	I _{ENL}	$V_{ENx} = V_{IL}$	—	2.0		μA
D	C Supply C	urrent (All inputs 0	V or at supply)			
Si8650Bx, Ex, Si8655Bx V _{DD1} V _{DD2} V _{DD1} V _{DD2}		$V_{I} = 0(Bx), 1(Ex) \\ V_{I} = 0(Bx), 1(Ex) \\ V_{I} = 1(Bx), 0(Ex) \\ V_{I} = 1(Bx), 0(Ex)$		1.1 3.1 7.0 3.3	1.8 4.7 9.8 5.0	mA
Si8651Bx, Ex V _{DD1} V _{DD2} V _{DD1} V _{DD2}		$V_{I} = 0(Bx), 1(Ex) \\ V_{I} = 0(Bx), 1(Ex) \\ V_{I} = 1(Bx), 0(Ex) \\ V_{I} = 1(Bx), 0(Ex) \\ V_{I} = 1(Bx), 0(Ex)$	 	1.5 2.7 6.6 4.0	2.4 4.1 9.2 6.0	mA
Si8652Bx, Ex V _{DD1} V _{DD2} V _{DD1} V _{DD2}		$\label{eq:VI} \begin{array}{l} V_I = 0(Bx), \ 1(Ex) \\ V_I = 0(Bx), \ 1(Ex) \\ V_I = 1(Bx), \ 0(Ex) \\ V_I = 1(Bx), \ 0(Ex) \end{array}$	 	2.0 2.4 5.6 5.0	3.0 3.6 7.8 7.5	mA

Notes:

The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



Table 3. Electrical Characteristics (Continued)

 $(V_{DD1} = 3.3 \text{ V}\pm 10\%, V_{DD2} = 3.3 \text{ V}\pm 10\%, T_A = -40 \text{ to } 125 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
1 Mbps Supply	Current (All inpu	its = 500 kHz squar	e wave, CI = 15	pF on all out	puts)	
Si8650Bx, Ex, Si8655Bx						
V _{DD1}			—	4.1	5.7	mA
V _{DD2}			—	3.7	5.2	
Si8651Bx, Ex						
V _{DD1}			—	4.2	5.8	mA
V _{DD2}			—	3.8	5.3	
Si8652Bx, Ex						
V _{DD1}			—	4.0	5.6	mA
V _{DD2}			—	4.0	5.6	
10 Mbps Suppl	y Current (All inp	outs = 5 MHz square	e wave, CI = 15 j	oF on all out	outs)	•
Si8650Bx, Ex, Si8655Bx						
V _{DD1}			—	4.1	5.7	mA
V _{DD2}			—	4.4	6.1	
Si8651Bx, Ex						
V _{DD1}			—	4.3	6.0	mA
V _{DD2}			—	4.3	6.0	
Si8652Bx, Ex						
V _{DD1}			—	4.3	6.0	mA
V _{DD2}			—	4.4	6.1	
100 Mbps Suppl	y Current (All inp	outs = 50 MHz squa	re wave, CI = 15	pF on all ou	itputs)	•
Si8650Bx, Ex, Si8655Bx						
V _{DD1}			—	4.1	5.7	mA
V _{DD2}			—	15.5	20.1	
Si8651Bx, Ex						
V _{DD1}			—	6.6	8.9	mA
V _{DD2}			—	13.2	17.1	
Si8652Bx, Ex						
V _{DD1}			—	8.9	11.6	mA
V _{DD2}			—	11.1	14.4	
Notes:		1		- I		
1. The nominal output imped						
value of the on-chip series		or and channel resista	•		•	loads

where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



Table 3. Electrical Characteristics (Continued)

(V_{DD1} = 3.3 V±10%, V_{DD2} = 3.3 V±10%, T_A = -40 to 125 $^{\rm o}C)$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	Tir	ming Characteristics	3			
Si865xBx, Ex						
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width			—	—	5.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 2	5.0	8.0	13	ns
Pulse Width Distortion	PWD	See Figure 2	_	0.2	4.5	ns
Propagation Delay Skew ²	t _{PSK(P-P)}			2.0	4.5	ns
Channel-Channel Skew	t _{PSK}			0.4	2.5	ns
All Models					L	1
Output Rise Time	t _r	C _L = 15 pF See Figure 2		2.5	4.0	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 2	—	2.5	4.0	ns
Peak eye diagram jitter	t _{JIT(PK)}	See Figure 7		350	—	ps
Common Mode Transient Immunity at Logic Low Output	CMTI	$V_{I} = V_{DD} \text{ or } 0 \text{ V}$	35	50		kV/μs
Enable to Data Valid	t _{en1}	See Figure 1	_	6.0	11	ns
Enable to Data Tri-State	t _{en2}	See Figure 1	—	8.0	12	ns
Start-Up Time ³	t _{SU}			15	40	μs

value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



Table 4. Electrical Characteristics

 $(V_{DD1} = 2.5 \text{ V} \pm 5\%, V_{DD2} = 2.5 \text{ V} \pm 5\%, T_A = -40 \text{ to } 125 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Undervoltage Threshold	VDDUV+	V _{DD1} , V _{DD2} rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	V _{DD1} , V _{DD2} falling	1.88	2.16	2.325	V
VDD Negative-Going Lockout Hysteresis	VDD _{HYS}		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT–	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V _{HYS}		0.38	0.44	0.50	V
High Level Input Voltage	V _{IH}		2.0		—	V
Low Level Input Voltage	V _{IL}		—		0.8	V
High Level Output Voltage	V _{OH}	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	2.3	—	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	١L		—		±10	μA
Output Impedance ¹	ZO		—	50	—	Ω
Enable Input High Current	I _{ENH}	$V_{ENx} = V_{IH}$	—	2.0	—	μA
Enable Input Low Current	I _{ENL}	$V_{ENx} = V_{IL}$	—	2.0	—	μA
]	C Supply C	current (All inputs 0	V or at supply)		1	
Si8650Bx, Ex, Si8655Bx V _{DD1} V _{DD2} V _{DD1} V _{DD2}		$\begin{array}{l} V_{I}=0(Bx),\ 1(Ex)\\ V_{I}=0(Bx),\ 1(Ex)\\ V_{I}=1(Bx),\ 0(Ex)\\ V_{I}=1(Bx),\ 0(Ex) \end{array}$		1.1 3.1 7.0 3.3	1.8 4.7 9.8 5.0	mA
Si8651Bx, Ex V _{DD1} V _{DD2} V _{DD1} V _{DD2}		$V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 1(Bx), 0(Ex)$ $V_{I} = 1(Bx), 0(Ex)$	 	1.5 2.7 6.6 4.0	2.4 4.1 9.2 6.0	mA
Si8652Bx, Ex V _{DD1} V _{DD2} V _{DD1} V _{DD2}				2.0 2.4 5.6 5.0	3.0 3.6 7.8 7.5	mA

Notes:

The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



Table 4. Electrical Characteristics (Continued)

 $(V_{DD1} = 2.5 \text{ V} \pm 5\%, V_{DD2} = 2.5 \text{ V} \pm 5\%, T_A = -40 \text{ to } 125 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Uni
1 Mbps Supply	Current (All input	uts = 500 kHz square	e wave, CI = 15 p	F on all outp	outs)	
Si8650Bx, Ex, Si8655Bx						
V _{DD1}			—	4.1	5.7	mA
V _{DD2}			—	3.7	5.2	
Si8651Bx, Ex						
V _{DD1}			—	4.2	5.8	mA
V _{DD2}			—	3.8	5.3	
Si8652Bx, Ex						
V _{DD1}			—	4.0	5.6	mA
V _{DD2}			—	4.0	5.6	
10 Mbps Suppl	y Current (All in	puts = 5 MHz square	wave, CI = 15 p	F on all outp	uts)	
Si8650Bx, Ex, Si8655Bx						
V _{DD1}			—	4.1	5.7	mA
V _{DD2}			—	4.0	5.6	
Si8651Bx, Ex						
V _{DD1}			—	4.2	5.9	mA
V _{DD2}			—	4.0	5.6	
Si8652Bx, Ex						
V _{DD1}			—	4.1	5.8	mA
V _{DD2}			—	4.2	5.9	
100 Mbps Suppl	y Current (All in	puts = 50 MHz squai	re wave, CI = 15	pF on all out	puts)	
Si8650Bx, Ex, Si8655Bx						
V _{DD1}			—	4.1	5.7	mA
V _{DD2}			—	12.5	16.2	
Si8651Bx, Ex						
V _{DD1}			—	6.0	8.1	mA
V _{DD2}			—	10.8	14	
Si8652Bx, Ex						
V _{DD1}			—	7.6	9.9	mA
V _{DD2}				9.3	12.0	

The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



Table 4. Electrical Characteristics (Continued)

 $(V_{DD1} = 2.5 \text{ V} \pm 5\%, V_{DD2} = 2.5 \text{ V} \pm 5\%, T_A = -40 \text{ to } 125 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
	Ti	ming Characteristic	s	1		
Si865xBx, Ex						
Maximum Data Rate			0		150	Mbps
Minimum Pulse Width				—	5.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 2	5.0	8.0	14	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 2		0.2	5.0	ns
Propagation Delay Skew ²	t _{PSK(P-P)}			2.0	5.0	ns
Channel-Channel Skew	t _{PSK}			0.4	2.5	ns
All Models		·				
Output Rise Time	t _r	C _L = 15 pF See Figure 2		2.5	4.0	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 2	_	2.5	4.0	ns
Peak Eye Diagram Jitter	t _{JIT(PK)}	See Figure 7		350	_	ps
Common Mode Transient Immunity at Logic Low Output	CMTI	$V_{I} = V_{DD} \text{ or } 0 \text{ V}$	35	50		kV/μs
Enable to Data Valid	t _{en1}	See Figure 1		6.0	11	ns
Enable to Data Tri-State	t _{en2}	See Figure 1		8.0	12	ns
Startup Time ³	t _{SU}		—	15	40	μs

Notes:

The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



Table 5. Regulatory Information*

CSA

The Si865x is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.

61010-1: Up to 600 V_{RMS} reinforced insulation working voltage; up to 600 V_{RMS} basic insulation working voltage.

60950-1: Up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working volt-

age. 60601-1: Up to 125 V_{RMS} reinforced insulation working voltage; up to 380 V_{RMS} basic insulation working voltage. VDE

The Si865x is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.

60747-5-2: Up to 1200 V_{peak} for basic insulation working voltage.

60950-1: Up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

UL

The Si865x is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 5000 V_{RMS} isolation voltage for basic protection.

*Note: Regulatory Certifications apply to 3.75 kV_{RMS} rated devices which are production tested to 4.5 kV_{RMS} for 1 sec. Regulatory Certifications apply to 5.0 kV_{RMS} rated devices which are production tested to 6.0 kV_{RMS} for 1 sec. For more information, see "6. Ordering Guide" on page 28.

Table 6. Insulation and Safety-Related Specifications

				Value		
Parameter	Symbol	Symbol Test Condition		NB SOIC-16	QSOP-16	Unit
Nominal Air Gap (Clearance) ¹	L(IO1)		8.0	4.9	3.6	mm
Nominal External Tracking (Creepage) ¹	L(IO2)		8.0	4.01	3.6	mm
Minimum Internal Gap (Internal Clearance)			0.014	0.011	0.008	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	600	600	V _{RMS}
Erosion Depth	ED		0.019	0.019	0.031	mm
Resistance (Input-Output) ²	R _{IO}		10 ¹²	10 ¹²	10 ¹²	Ω
Capacitance (Input-Output) ²	C _{IO}	f = 1 MHz	2.0	2.0	2.0	pF
Input Capacitance ³	Cl		4.0	4.0	4.0	pF
Capacitance (Input-Output) ²	C _{IO}	f = 1 MHz	2.0	2.0	2.0	pF

Notes:

1. The values in this table correspond to the nominal creepage and clearance values. VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 and QSOP-16 packages and 8.5 mm minimum for the WB SOIC-16 package. UL does not impose a clearance and creepage minimum for component-level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-16, 3.6 mm minimum for the QSOP-16 packages and 7.6 mm minimum for the WB SOIC-16 package.

2. To determine resistance and capacitance, the Si86xx is converted into a 2-terminal device. Pins 1–8 are shorted together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between these two terminals.

3. Measured from input pin to ground.



Table 7. IEC 60664-1 (VDE 0844 Part 2) Ratings

Devemeter	Test Conditions	Specification		
Parameter	NB SOIC-16		WB SOIC-16	
Basic Isolation Group	Material Group	I	I	
	Rated Mains Voltages \leq 150 V _{RMS}	I-IV	I-IV	
	Rated Mains Voltages \leq 300 V _{RMS}	1-111	I-IV	
Installation Classification	Rated Mains Voltages \leq 400 V _{RMS}	1-11	-	
	Rated Mains Voltages $\leq 600 \text{ V}_{\text{RMS}}$	1-11	1-111	

Table 8. IEC 60747-5-2 Insulation Characteristics for Si86xxxx*

			Charac		
Parameter	Symbol	Test Condition	WB SOIC-16	NB SOIC-16	Unit
Maximum Working Insulation Voltage	V _{IORM}		1200	630	Vpeak
Input to Output Test Voltage	V _{PR}	Method b1 (V _{IORM} x 1.875 = V _{PR} , 100% Production Test, t _m = 1 sec, Partial Discharge < 5 pC)	2250	1182	
Transient Overvoltage	V _{IOTM}	t = 60 sec	6000	6000	Vpeak
Pollution Degree (DIN VDE 0110, Table 1)			2	2	
Insulation Resistance at T _S , V _{IO} = 500 V	R _S		>10 ⁹	>10 ⁹	Ω
*Note: Maintenance of the safety of 40/125/21.	lata is ensur	ed by protective circuits. The Si86xxx>	provides a clin	nate classificati	on of

Table 9. IEC Safety Limiting Values¹

					Ма		
Parameter	Symbol	Test Condition	Min	Тур	WB SOIC-16	NB SOIC-16	Unit
Case Temperature	Τ _S		—	_	150	150	°C
Safety Input, Output, or Supply Current	I _S	$\begin{array}{l} \theta_{JA} = 100 \ ^{\circ}\text{C/W} \ (\text{WB SOIC-16}), \\ 105 \ ^{\circ}\text{C/W} \\ (\text{NB SOIC-16}, \ \text{QSOP-16}), \\ \text{V}_{\text{I}} = 5.5 \ \text{V}, \ \text{T}_{\text{J}} = 150 \ ^{\circ}\text{C}, \ \text{T}_{\text{A}} = 25 \ ^{\circ}\text{C} \end{array}$		_	220	215	mA
Device Power Dissipation ²	P _D		—	_	415	415	mW

Notes:

1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figures 3 and 4.

2. The Si86xx is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 °C, CL = 15 pF, input a 150 Mbps 50% duty cycle square wave.



Si8650/51/52/55

Table 10. Thermal Characteristics

Parameter	Symbol	Test Condition	WB SOIC-16	NB SOIC-16 QSOP-16	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}		100	105	ºC/W



Figure 3. (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2



Figure 4. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2



Parameter	Symbol	Min	Тур	Max	Unit
Storage Temperature ²	T _{STG}	-65	—	150	°C
Ambient Temperature Under Bias	T _A	-40	—	125	°C
Junction Temperature	TJ	_	—	150	°C
Supply Voltage	V _{DD1} , V _{DD2}	-0.5	—	7.0	V
Input Voltage	VI	-0.5	—	V _{DD} + 0.5	V
Output Voltage	V _O	-0.5	—	V _{DD} + 0.5	V
Output Current Drive Channel (All devices unless otherwise stated)	۱ ₀	_	—	10	mA
Output Current Drive Channel (All Si865xxA-x-xx devices)	۱ ₀		—	22	mA
Latchup Immunity ³			_	100	V/ns
Lead Solder Temperature (10 s)		_	_	260	°C
Maximum Isolation (Input to Output) (1 sec) NB SOIC-16, QSOP-16			_	4500	V _{RMS}
Maximum Isolation (Input to Output) (1 sec) WB SOIC-16			_	6500	V _{RMS}
Notes:		1	- -		

Table 11. Absolute Maximum Ratings¹

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.

2. VDE certifies storage temperature from -40 to 150 °C.

3. Latchup immunity specification is for slew rate applied across GND1 and GND2.



2. Functional Description

2.1. Theory of Operation

The operation of an Si865x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si865x channel is shown in Figure 5.



Figure 5. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 6 for more details.



Figure 6. Modulation Scheme



2.2. Eye Diagram

Figure 7 illustrates an eye-diagram taken on an Si8650. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8650 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 350 ps peak jitter were exhibited.



Figure 7. Eye Diagram



3. Device Operation

Device behavior during start-up, normal operation, and shutdown is shown in Figure 8, where UVLO+ and UVLOare the positive-going and negative-going thresholds respectively. Refer to Table 12 to determine outputs when power supply (VDD) is not present. Additionally, refer to Table 13 for logic conditions when enable pins are used.

V _I Input ^{1,2}	EN Input ^{1,2,3,4}	VDDI State ^{1,5,6}	VDDO State ^{1,5,6}	V _O Output ^{1,2}	Comments
Н	H or NC	Р	Р	Н	Enabled, normal operation.
L	H or NC	Р	Р	L	
X ⁷	L	Р	Р	Hi-Z ⁸	Disabled.
X ⁷	H or NC	UP	Р	L ⁹ H ⁹	Upon transition of VDDI from unpowered to powered, $V_{\rm O}$ returns to the same state as $V_{\rm I}$ in less than 1 $\mu s.$
X ⁷	L	UP	Р	Hi-Z ⁸	Disabled.
X ⁷	X ⁷	Ρ	UP	Undetermined	Upon transition of VDDO from unpowered to powered, V_O returns to the same state as V_I within 1 μ s, if EN is in either the H or NC state. Upon transition of VDDO from unpowered to powered, V_O returns to Hi-Z within 1 μ s if EN is L.

Table 12. Si865x Logic Operation

Notes:

1. VDDI and VDDO are the input and output power supplies. V_I and V_O are the respective input and output terminals. EN is the enable control input located on the same output side.

- 2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
- 3. It is recommended that the enable inputs be connected to an external logic high or low level when the Si865x is operating in noisy environments.
- 4. No Connect (NC) replaces EN1 on Si8650. No Connects are not internally connected and can be left floating, tied to VDD, or tied to GND.
- 5. "Powered" state (P) is defined as 2.5 V < VDD < 5.5 V.
- 6. "Unpowered" state (UP) is defined as VDD = 0 V.
- 7. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
- 8. When using the enable pin (EN) function, the output pin state is driven into a high-impedance state when the EN pin is disabled (EN = 0).
- 9. See "6. Ordering Guide" on page 28 for details. This is the selectable fail-safe operating mode (ordering option). Some devices have default output state = H, and some have default output state = L, depending on the ordering part number (OPN). For default high devices, the data channels have pull-ups on inputs/outputs. For default low devices, the data channels have pull-ups on inputs/outputs.



P/N	EN1 ^{1,2}	EN2 ^{1,2}	Operation
Si8650	Si8650 — H		Outputs B1, B2, B3, B4, B5 are enabled and follow input state.
		L	Outputs B1, B2, B3, B4, B5 are disabled and Logic Low or in high impedance state. ³
Si8651	Н	Х	Output A5 enabled and follow input state.
	L	Х	Output A5 disabled and in high impedance state. ³
	Х	Н	Outputs B1, B2, B3, B4 are enabled and follow input state.
	Х	L	Outputs B1, B2, B3, B4 are disabled and in high impedance state. ³
Si8652	Н	Х	Outputs A4 and A5 are enabled and follow input state.
	L	Х	Outputs A4 and A5 are disabled and in high impedance state. ³
	Х	Н	Outputs B1, B2, B3 are enabled and follow input state.
	Х	L	Outputs B1, B2, B3 are disabled and in high impedance state. ³
Si8655	—	_	Outputs B1, B2, B3, B4, B5 are enabled and follow input state.

Table 13. Enable Input Truth¹

Notes:

 Enable inputs EN1 and EN2 can be used for multiplexing, for clock sync, or other output control. These inputs are internally pulled-up to local VDD by a 2 µA current source allowing them to be connected to an external logic level (high or low) or left floating. To minimize noise coupling, do not connect circuit traces to EN1 or EN2 if they are left floating. If EN1, EN2 are unused, it is recommended they be connected to an external logic level, especially if the Si865x is operating in a noisy environment.

2. X = not applicable; H = Logic High; L = Logic Low.

3. When using the enable pin (EN) function, the output pin state is driven into a high-impedance state when the EN pin is disabled (EN = 0).



3.1. Device Startup

Outputs are held low during powerup until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs.

3.2. Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. Both Side A and Side B each have their own undervoltage lockout monitors. Each side can enter or exit UVLO independently. For example, Side A unconditionally enters UVLO when V_{DD1} falls below $V_{DD1(UVLO-)}$ and exits UVLO when V_{DD1} rises above $V_{DD1(UVLO+)}$. Side B operates the same as Side A with respect to its V_{DD2} supply.



Figure 8. Device Behavior during Normal Operation



3.3. Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 V_{AC}) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with <30 V_{AC}) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 5 on page 14 and Table 6 on page 14 detail the working voltage and creepage/clearance capabilities of the Si86xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, 60601-1, etc.) requirements before starting any design that uses a digital isolator.

3.3.1. Supply Bypass

The Si865x family requires a 0.1 μ F bypass capacitor between V_{DD1} and GND1 and V_{DD2} and GND2. The capacitor should be placed as close as possible to the package. To enhance the robustness of a design, the user may also include resistors (50–300 Ω) in series with the inputs and outputs if the system is excessively noisy.

3.3.2. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 50 Ω , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

3.4. Fail-Safe Operating Mode

Si86xx devices feature a selectable (by ordering option) mode whereby the default output state (when the input supply is unpowered) can either be a logic high or logic low when the output supply is powered. See Table 12 on page 20 and "6. Ordering Guide" on page 28 for more information.



3.5. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 2, 3, and 4 for actual specification limits.







Figure 10. Si8651 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)







Figure 12. Si8650/55 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)



Figure 13. Si8651 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)



Figure 14. Si8652 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)





