# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Toshiba BiCD Process Integrated Circuit Silicon Monolithic

## **TB67S145FTG**

#### Serial controlled unipolar stepping motor driver

The TB67S145 is a serial controlled PWM chopping type, 2 phase unipolar stepping motor driver. Using the BiCD process, the TB67S 145 can be operated with VM voltage of 45V, output voltage of 84V, and output current of 3.0A at max (absolute maximum ratings).



#### Features

- •BiCD process monolithic integrated circuit.
- ·Capable of operating one unipolar stepping motor
- •PWM controlled constant current drive
- •Full, half step resolution
- •Low on resistance  $(0.25\Omega(Typ.))$  output MOSFET
- ·High voltage and current (for specification, please refer to the absolute maximum ratings and operation ranges).
- Brake mode function
- •Standby (low power) mode function
- •4 bit-16 setting torque adjust function
- Serial to parallel convert circuit (8bit shift register) built in.
- ·Capable of 3 line logic (Data/Clock/Latch signal) output function (controllable by cascade connection)
- •Error detect feedback signal output function (Over current/Thermal shutdown).
- Error detect function (Thermal shutdown(TSD), Over current(ISD), and Low voltage(POR).
- •Built-in VCC regulator for internal circuit use.
- Fixed off time can be adjusted by external components.

Note) Please be careful about the thermal conditions during use.

## TOSHIBA

#### Pin assignment (TB67S145FTG)



(\*) Please mount the four corner pins of the QFN package and the exposed pad to the GND area of the PCB.

2014-10-30

## (Top View)

## TOSHIBA

#### TB67S145 block diagram



 $Functional \ blocks/circuits/constants \ in \ the \ block \ chart \ etc. \ may \ be \ omitted \ or \ simplified \ for \ explanatory \ purposes.$ 

#### **Application Notes**

All the grounding wires of the device must run on the solder mask on the PCB and be externally terminated at only one point. Also, a grounding method should be considered for efficient heat dissipation.

Careful attention should be paid to the layout of the output, VM and GND traces, to avoid short circuits across output pins or to the power supply or ground. If such a short circuit occurs, the device may be permanently damaged.

Also, the utmost care should be taken for pattern designing and implementation of the device since it has power supply pins (VM, RSGND, OUT, GND) through which a particularly large current may run. If these pins are wired incorrectly, an operation error may occur or the device may be destroyed.

The logic input pins must also be wired correctly. Otherwise, the device may be damaged owing to a current running through the IC that is larger than the specified current.

## Pin explanations

## TB67S145FTG (WQFN48)

Pin No.1 to 28

Pin No.	Pin Name	Function			
1	NC	Non connection			
2	NC	Non connection			
3	CLR	Serial register clear pin			
4	NC	Non connection			
5	GATE	Register gate pin			
6	STANDBY	Standby control pin			
7	BRAKE	Brake control pin			
8	GND	Ground pin			
9	NC	Non connection			
10	NC	Non connection			
11	NC	Non connection			
12	NC	Non connection			
13	OUTA+	Motor output A+ pin			
14	OUTA+	Motor output A+ pin			
15	RSGNDA	Ach current sense ground pin			
16	RSGNDA	Ach current sense ground pin			
17	OUTA-	Motor output A-pin			
18	OUTA-	Motor output A-pin			
19	OUTB-	Motor output B-pin			
20	OUTB-	Motor output B-pin			
21	RSGNDB	Bch current sense ground pin			
22	RSGNDB	Bch current sense ground pin			
23	OUTB+	Motor output B+ pin			
24	OUTB+	Motor output B+ pin			
25	NC	Non connection			
26	VCOM	Common pin			
27	VCOM	Common pin			
28	NC	Non connection			

Pin No.29 to 48

Pin No.	Pin Name	Function
29	GND	Ground pin
30	NC	Non connection
31	VM	VM power supply pin
32	NC	Non connection
33	VCC	Internal VCC regulator monitor pin
34	VCC	Internal VCC regulator monitor pin
35	VREF	Constant current threshold set pin
36	NC	Non connection
37	OSCM	Fixed off time set pin
38	ERR	Error detect feedback signal output pin
39	ALM	Thermal alarm output pin
40	NC	Non connection
41	LOUT	Serial latch output pin
42	COUT	Serial clock output pin
43	DOUT	Shift register data output pin
44	NC	Non connection
45	DATA	Serial data input pin
46	CLOCK	Serial clock input pin
47	LATCH	Serial latch input pin
48	NC	Non connection

Note:

•Please do not run patterns under NC pins.

•Please connect the pins with the same pin name, while using the device.

### INPUT/OUTPUT Equivalent circuit

Pin name	Input / Output	Equivalent circuit
CLOCK DATA LATCH CLR STANDBY BRAKE	Logic input (VIH/VIL) VIH: 3.0V(min) to 5.5V(max) VIL : 0V(min) to 2.0V(max)	Logic Input
GATE	Logic input (VIH/VIL) VIH: 3.0V(min) to 5.5V(max) VIL : 0V(min) to 2.0V(max)	VCC Logic Output GND VCC GND VCC GND VCC C C C C C C C C C C C C C
ERR ALM	Logic output (VOH/VOL) (Pullup resistance :10k to 100kΩ)	Logic Output GND
DOUT COUT LOUT	Logic output High level: VCC-0.3V(Typ.) Low level: GND+0.3V(Typ.)	VCC

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

## TOSHIBA

Pin name	Input / Output	Equivalent circuit
VCC VREF	VCC voltage range 4.75V(min) to 5.0V(Typ.) to 5.25V(max) VREF input voltage range 0V to 4.0V (Constant current control) VCC short(Constant current control : off)	VCC
OSCM	OSCM frequency setup (reference) 0.82MHz(min) to 3.2MHz(Typ.) to 8.2MHz(max) (R_OSCM=3.9kΩ to 10kΩ to 39kΩ)	
OUTA+ OUTA- OUTB+ OUTB- RSGNDA RSGNDB VCOM	VM voltage range 10V(min) to 40V(max) OUT pin voltage range 10V(min) to 80V(max)	VCOM OUTPUT X OUTPUT (+) pin 

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

## TB67S145 function explanation



#### Serial input (8bit shift register + 8bit storage register)

	LSB			-				MSB
Settings	PHASEA	ENABLEA	PHASEB	ENABLEB	TRQ1	TRQ2	TRQ3	TRQ4

Functional blocks/circuits/constants in the block chart etc. may be omitted or simplified for explanatory purposes.

LATCH 0 0 0 1 1 DATA 1 1 CLOCK IC1 ΡН EN (Register 1 1 0 data) 0 1 1 0 (CLOCK) DOUT 1 1 0 0 1 1 1 0 COUT TRO TRO TRC TRO EN PHI PH. IC2 (Register 1 1 0 0 1 0 data) 1 1 LOUT

Serial logic input/output timing chart example

Timing charts may be simplified for explanatory purpose.

IC1:

Serial data(DATA) is imported to the shift register with the up-edge of Serial clock signal. Finally, when the serial latch signal(LATCH) is asserted, the data in the shift register is exported to the storage register to be reflected to the motor control. COUT(CLOCK-OUT) and LOUT(LATCH-OUT) signal will be output through a buffer.

IC2:

The motor can be controlled by using IC1 DOUT signal as IC2 DATA, IC1 COUT signal as IC2 CLOCK, and IC1 LOUT signal as IC2 LATCH.

Note that the DOUT(DATA-OUT) will be output by down-edge of CLOCK signal; to assure the setup-hold time with COUT. (Delayed by half cycle of CLOCK.)

Therefore make sure that the CLOCK signal is set to Low after the serial transfer.

#### • Truth table

Input					Function
DATA	CLOCK	CLR	LATCH	GATE	Function
х	х	х	х	Н	PHASEA,PHASEB,ENABLEA,ENABLEB,TRQ1,TRQ2,TRQ3,TRQ4 data = disable.
х	х	х	х	L	PHASEA,PHASEB,ENABLEA,ENABLEB,TRQ1,TRQ2,TRQ3,TRQ4 data = enable
Х	Х	L	Х	Х	Shift register and storage register is initialized
L	1	Н	х	х	The first data of the shift register is L, and the other register will be stored with the data before.
н	ſ	Н	х	х	The first data of the shift register is H, and the other register will be stored with the data before.
х	Ļ	Н	х	х	The shift register data will maintain its status. The data after the shift register(Qh) will be output from D_OUT pin.
Х	Х	Н	1	Х	Shift register data will be stored to the storage register.
Х	Х	Н	↓	Х	The storage register data will maintain its status.

X: Don't care

#### $\cdot$ Logic signal explanation

Internal signal	High	Low	Notes
ENABLE	OUTPUT: ON	OUTPUT: OFF	High: The corresponding channel's OUTPUT will be ON Low: The corresponding channel's OUTPUT will be OFF(Hi-Z)
PHASE	OUTX+: ON OUTX-: OFF(Hi-Z)	OUTX+:OFF(Hi-Z) OUTX-:ON	High: Current flows through VM-OUT(+) coil during charge status. Low: Current flows through VM-OUT(-) coil during charge status.
STANDBY	Motor operational	IC all functions off	The internal oscillator as well as motor output will stop when STANDBY is set to Low. (The motor cannot be operated.)

## TRQ function current ratio

TRQ1	TRQ2	TRQ3	TRQ4 (MSB)	Current ratio (%)
L	L	L	L	0
L	L	L	Н	5
L	L	Н	L	10
L	L	Н	Н	15
L	Н	L	L	25
L	Н	L	Н	29
L	Н	Н	L	38
L	Н	Н	Н	43
Н	L	L	L	52
Н	L	L	Н	60
Н	L	Н	L	67
Н	L	Н	Н	74
Н	Н	L	L	80
Н	Н	L	Н	86
Н	Н	Н	L	94
Н	Н	Н	Н	100

#### BRAKE mode function



Equivalent circuit(s) may be omitted for explanatory purpose.

BRAKE	Function
Н	Brake mode: ON
L	Brake mode OFF (Normal operation)

#### (During Constant current control; VREF≤4.0V)

Phase status when BRAKE is set to 'High'	IOUT
PHASE=L	-100%
PHASE=H	+100%

Note) When the PHASE signal is switched during BRAKE=H, the current flow will also be switched, as shown in the graph above. (For example, when PHASE is switched from 'Low' to 'High', the current control will be switched from OUT(-) side to OUT(+) side.)

Note) When BRAKE is set to High, the current setting will be set to 100%; regardless of IN1 and IN2 input.

Note) Current polarity in the graph is defined as 'plus' when the current flows from VM to OUT+ during charge status (OUT+ side MOSFET is turned on), and is defined as 'minus' when the current flows from VM to OUT- during charge status (OUT- side MOSFET is turned on).

#### (During Constant current control "off"; VREF-VCC direct connected)

When BRAKE is set to 'High'; All four output MOSFETs (OUTA+,OUTA-,OUTB+,OUTB-) will turn on.

#### Standby mode function

Setting the STANDBY pin will enable the device to be set to Standby mode (=Low power mode) which will cut all unneccesary internal bais current to reduce power consumption. The ISD(over current)/TSD(Thermal shutdown) status can also be reseted by STANDBY.

STANDBY	Function
Н	Standby mode: OFF(normal operation)
L	Standby mode: ON(Low power mode)

The ISD(over current)/TSD(Thermal shutdown) status will be reseted when STANDBY is set to Low or reasserting the VM power source.

Note) After STANDBY is set to High, the internal circuit will restart from low power mode. Therefore it is preferable not to input any logic signal for 10µs, after the STANDBY is set to High. (If the logic signal is input to the device during wake-up period, the device may not be able to receive the signal correctly.)

#### Monitor pin functions (ERR feedback)

ERR	Function
Hi-Z (*)	Normal operation
Low	Error detected (TSD or ISD)

(\*) The ERR pin is an open drain logic output. To use the function correctly, please make sure the ERR pin is connected to 3.3V or 5.0V with a pull-up resistance. During normal operation, the pin level will be Hi-Z (internal MOSFET:OFF) (it will show High level when pulled up), and once an error (TSD or ISD) has been detected, the pin level will be Low (internal MOSFET: ON).

Reasserting the VM power supply or using the STBY function, the ERR pin will return to the initial status (internal MOSFET: OFF).

ERR pin should be left open; when not using the ERR feedback function.



Equivalent circuit(s) may be omitted for explanatory purpose.

#### Monitor pin functions (Thermal ALM feedback)

ALM	Function
Hi-Z (*)	Normal operation
Low	Thermal Alarm detected

(\*) The ALM pin is an open drain logic output. To use the function correctly, please make sure the ALM pin is connected to 3.3V or 5.0V with a pull-up resistance. During normal operation, the pin level will be Hi-Z (internal MOSFET: OFF) (it will show High level when pulled up), and once the device detects a temperature rise, the pin level will be Low (internal MOSFET: ON).

The ALM is an auto recovery type output. Once the device reaches the ALM detect threshold( $120^{\circ}C \pm 15^{\circ}C$ ), the pin level will show Low (internal MOSFET: ON), and after the device reaches the ALM release threshold ('detect threshold'- $30^{\circ}C$ ), the pin level will show Hi-Z (internal MOSFET: OFF) (it will show High level when pulled up)

ALM pin should be left open; when not using the thermal ALM feedback function.



Timing charts may be simplified for explanatory purpose.

Equivalent circuit(s) may be omitted for explanatory purpose.

#### TB67S145 setup

#### **Constant-current threshold setting**

The constant-current threshold can be set by VREF voltage.

 $IOUT(max)=VREF \times 3/4$ 

Example: Current setting 100%, VREF=2.0V: The constant current thredhold(peak current) will be as shown below.

IOUT = 2.0×3/4=1.5A

To set the constant-current function 'off', connect the VCC and VREF pin directly (do not use any external power supply). Also, please be careful about the thermal conditions during use.

#### Fixed off time setting

To set the fixed off time for constant-current PWM control, please connect a pull-down resistance to the OSCM pin. The relation between the pull-down resistance(ROSCM) and fixed off time is as shown below.

(For reference)

Pull-down resistance	(ROSCM)	Fixed off time (toff)	
	3.9kΩ	4.1	μS
	4.7kΩ	4.9µ	μS
	5.6kΩ	5.8	μS
	6.8kΩ	7.0μ	μs
	8.2kΩ	8.3	μS
	10kΩ	10μ	μS
	15kΩ	15,	μS
	18kΩ	18μ	μS
	<b>22k</b> Ω	21,	μS
	27kΩ	26	μS
	<b>39k</b> Ω	37µ	μS

(\*) The value shown in the graph above does not include any dispersion of the device / external components.

#### **OFF TIME for PHASE switching**



Timing charts may be simplified for explanatory purpose.

When the internal PHASE signal is switched from Low to High or High to Low (the above timing chart is one example), there is an off time, to avoid both OUT+ and OUT- MOSFET to turn ON at the same time.

Using the internal system oscillator (fOSCS=6.4MHz), the switching time is about 3CLK (including the synchronous time difference; 1+3CLK=4CLK at the most): the off time is about 470 to 625ns.

#### Absolute maximum ratings (Ta=25°C)

Characteristics	Symbol	Rating	Unit
Motor power supply	VM(max)	45	V
VM-VCOM voltage differential	VDIFF(max)	45	V
Motor output voltage	VOUT(max)	84	V
Motor output current (per channel)	IOUT(max)	3.0	А
Internal logic power supply	VCC(max)	6.0	V
	VIN(H)(max)	6.0	V
Logic input voltage	VIN(L)(min)	-0.4	V
VREF input voltage	VREF(max)	6.0	V
Open drain output pin (ERR,ALM) voltage	VOD(max)	6.0	V
Open drain output pin (ERR,ALM) inflow current	IOD(max)	20	mA
Power dissipation (WQFN48; device alone)	PD	1.3	W
Operating temperature	Topr	-20 to 85	°C
Storage temperature	Tstg	-55 to 150	°C
Junction temperature	Tj(max)	150	°C

#### Caution) Absolute maximum ratings

The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.

Exceeding the rating (s) may cause device breakdown, damage or deterioration, and may result in injury by explosion or combustion.

The value of even one parameter of the absolute maximum ratings should not be exceeded under any circumstances. The device does not have overvoltage detection circuit. Therefore, the device is damaged if a voltage exceeding its rated maximum is applied.

All voltage ratings, including supply voltages, must always be followed. The other notes and considerations described later should also be referred to.

Note : About the power dissipation

If the ambient temperature is above 25°C, the power dissipation must be de-rated by 10.4mW/°C.

### **Operation ranges**

Characteristics	Symbol	Test condition	Min	Тур.	Max	Unit
Motor power supply	VM	-	10	-	40	V
Motor output voltage	VOUT	-	10	-	80	V
Motor output current (per channel)	IOUT	Ta=25°C	-	1.5	3.0	А
Internal logic power supply	VCC	-	4.75	5.0	5.25	V
Logic input voltage	VIN(H)	Logic input high level	3.0	-	5.5	V
	VIN(L)	Logic input low level	0	-	2.0	V
VREF input voltage range	VREF(range)	-	GND	-	5.5	V
Open drain pin voltage range	VOD(range)	ERR,ALM pin	3.0	-	5.5	V
Open drain pin inflow current range	IOD(range)	ERR,ALM pin	-	-	10	mA
Internal oscillator frequency range	fOSCM(range)	-	820	3200	8200	kHz
Fixed off time range	tOFF(range)	-	5	10	40	μs

Note) Please use the device with extra margin regarding the absolute maximum ratings.

Note) Please be careful about the thermal conditions during use.

<b>_</b>		•					
Characteristics		Symbol	Test condition	Min	Тур.	Max	Unit
Logic input voltage		VIH	Logic input pin (*) High level	3.0	-	5.5	V
		VIL	Logic input pin (*) Low level	GND	-	2.0	V
Logic input hysteresis voltage		VIN(HYS)	Logic input pin (*)		-	500	mV
	High	IIN(H)	Logic input voltage High level (VIN=VIH)		33	55	μA
Logic input current	Low	IIN(L)	Logic input voltage Low level (VIN=VIL)	-	-	1	μA
Power consumption		IM1	Output pins=open VIN=VIL Standby mode		-	1.0	mA
		IM2	Output pins=open Normal operation mode, Full step resolution		3.0	5.0	mA
Open drain output pin voltage		VOD(L)	IOD=10mA	0	-	0.5	V
Motor current channel differential		⊿IOUT1	Current differential between channels (IOUT=1.0A)	-5	0	+5	%
Motor current setting accuracy		⊿IOUT2	IOUT=1.0A	-6	0	+6	%
Source-drain diode VF forward voltage		VFN	IOUT=2.0A		-	1.6	v
Motor output off leak current Ileak		lleak	VOUT=80V, Output MOSFET:OFF		-	1	μA
Motor output ON-resistance (Low side)		RON(D-S)	IOUT=2.0A	-	0.25	0.35	Ω

#### Electrical Specifications 1 (Ta = 25°C, VM = 24 V, unless specified otherwise)

(\*): VIN (H) is defined as the VIN voltage that causes the outputs (OUTA, OUTB) to change when a pin under test is gradually raised from 0 V. VIN (L) is defined as the VIN voltage that causes the outputs (OUTA, OUTB) to change when the pin is then gradually lowered. The difference between VIN (L) and VIN (H) is defined as the input hysteresis (VIN(HYS)).

Init

Lieunical Specifications 2 (1a)	Lieutical Specifications 2 (1a -25 0, VM - 24 V, unless specified otherwise)									
Characteristics	Symbol	Test condition	Min	Тур.	Max	ι				
VCC regulator voltago	VCC		4 75	Б	5.25					

#### Electrical Specifications 2 (Ta =25°C, VM = 24 V, unless specified otherwise)

	0,			.,		•••••
VCC regulator voltage	VCC	ICC=5.0mA	4.75	5	5.25	V
VCC regulator current	ICC	4.75V≤VCC≤5.25V	-	2.5	5.0	mA
VREF input current	IREF	VREF=2.0V	-	0	1.0	μ <b>A</b>
Thermal shutdown(TSD) threshold	TiTSD	_	140	155	170	°C
(Note1)	j -		_		-	_
VCC recovery voltage	VCCR	-	3.5	4.0	4.5	V
VM recovery voltage	VMR	-	7.0	8.0	9.0	V
Over-current detection(ISD) threshold	ISD	_	3.1	4.0	5.0	А
(Note2)	100		0.1		0.0	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

#### Note1) About Thermal shutdown (TSD)

When the junction temperature of the device reached the TSD threshold, the TSD circuit is triggered; the internal reset circuit then turns off the output transistors. Noise rejection blanking time is built-in to avoid misdetection. Once the TSD circuit is triggered; the detect latch signal can be cleared by reasserting the VM power source, or setting the device to standby mode. The TSD circuit is a backup function to detect a thermal error, therefore is not recommended to be used aggressively.

#### Note2) About Over-current detection (ISD)

When the output current reaches the threshold, the ISD circuit is triggered; the internal reset circuit then turns off the output transistors. Once the ISD circuit is triggered, the detect latch signal can be cleared by reasserting the VM power source, or setting the device to standby mode. For fail-safe, please insert a fuse to avoid secondary trouble.

#### Cautions on Overcurrent Shutdown (ISD) and Thermal Shutdown (TSD)

The ISD and TSD circuits are only intended to provide temporary protection against irregular conditions such as an output short-circuit; they do not necessarily guarantee the complete IC safety.

If the device is used beyond the specified operating ranges, these circuits may not operate properly: then the device may be damaged due to an output short-circuit.

The ISD circuit is only intended to provide a temporary protection against an output short-circuit. If such condition persists for a long time, the device may be damaged due to overstress. Overcurrent conditions must be removed immediately by external hardware.

#### **Back-EMF**

While a motor is rotating, there is a timing at which power is fed back to the power supply. At that timing, the motor current recirculates back to the power supply due to the effect of the motor back-EMF. If the power supply does not have enough sink capability, the power supply and output pins of the device might rise above the rated voltages. The magnitude of the motor back-EMF varies with usage conditions and motor characteristics. It must be fully verified that there is no risk that the device or other components will be damaged or fail due to the motor back-EMF.

#### **IC Mounting**

Do not insert devices incorrectly or in the wrong orientation. Otherwise, it may cause breakdown, damage and/or deterioration of the device.

## AC Electrical Specifications 2 (Ta =25°C, VM = 24 V, unless specified otherwise)

Characteristics	Symbol	Test condition	Min	Тур.	Max	Unit
Minimum agricl signal pulse width	tlogic(twp)	DATA,CLOCK,LATCH	50	-	-	ns
Minimum senai signai puise widin	tlogic(twn)	DATA,CLOCK,LATCH	50	-	-	ns
Minimum serial signal cycle	tcyc	DATA,CLOCK,LATCH	100	-	-	ns
	tset1	CLR→CLOCK	50	-	-	ns
Minimum setup time	tset2	DATA→CLOCK	50	-	-	ns
	tset3	CLOCK→LATCH	50	-	-	ns
Minimum hold time	thold1	CLOCK→DATA	50	-	-	ns
	thold2	CLR→internal serial register	50	-	-	ns
Output MOSFET switching specific	tr	-	50	100	150	ns
(rise time, fall time)	tf	-	50	100	150	ns
Analog noise blanking time	AtBLK	Analog tblank time	250	400	550	ns
OSCM frequency	fOSCM	ROSC=10kΩ	2720	3200	3680	kHz
OSCS frequency	fOSCS	-	5120	6400	7680	kHz
Fixed off time	tOFF	fOSCM=3.2MHz	8.5	10	11.5	μS
Over current (ISD) detect	tISD(mack)		1.0	1.05	15	μS
masking time	liod(mask)	10303(=0.4Mi12) 80K	1.0	1.25	1.5	
Thermal shutdown (TSD) detect	tTSD(mack)		4.0	5.0	6.0	μS
masking time	(Hask)	10000(=0.410112) 3201K	4.0	5.0	0.0	
Thermal Alarm(ALM) detect	tAL M(mask)	fOSCS(-6.4MHz)*16clk	2.0	25	3.0	μs
masking time	une initiasity		2.0	2.5	5.0	

### Application circuit example



Please mount the four corner pins of the QFN package and the exposed pad to the GND area of the PCB.

The application circuit above is an example; therefore, mass-production design is not guaranteed.

### (For reference) PD-Ta graph



(1) ... Device alone

(2) ... When mounted to a 4 layer glass epoxy board (power dissipation example of Rth(j-a)=25°C/W (when mounted); dependent of board and mount condition.)

#### Package dimensions: P-WQFN48-0707-0.50-003

